

DISCRETE SEMICONDUCTORS

Small-signal Field-effect Transistors and Diodes

Data Handbook SC07
1999



PHILIPS

Let's make things better.

<http://www.semiconductors.philips.com>

QUALITY ASSURED

Our quality system focuses on the continuing high quality of our components and the best possible service for our customers. We have a three-sided quality strategy: we apply a system of total quality control and assurance; we operate customer-oriented dynamic improvement programmes; and we promote a partnering relationship with our customers and suppliers.

PRODUCT SAFETY

In striving for state-of-the-art perfection, we continuously improve components and processes with respect to environmental demands. Our components offer no hazard to the environment in normal use when operated or stored within the limits specified in the data sheet.

Some components unavoidably contain substances that, if exposed by accident or misuse, are potentially hazardous to health. Users of these components are informed of the danger by warning notices in the data sheets supporting the components. Where necessary the warning notices also indicate safety precautions to be taken and disposal instructions to be followed. Obviously users of these components, in general the set-making industry, assume responsibility towards the consumer with respect to safety matters and environmental demands.

All used or obsolete components should be disposed of according to the regulations applying at the disposal location. Depending on the location, electronic components are considered to be 'chemical', 'special' or sometimes 'industrial' waste. Disposal as domestic waste is usually not permitted.

Small-signal Field-effect Transistors and Diodes

CONTENTS

	Page
INDEX	5
SELECTION GUIDES	11
MARKING CODES	22
GENERAL	25
IDEAS FOR DESIGN	73
APPLICATION INFORMATION	79
DEVICE DATA DIODES (in alphanumeric sequence)	111
DEVICE DATA FETs(in alphanumeric sequence)	211
PACKAGE INFORMATION	519
DATA HANDBOOK SYSTEM	531

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

PREFACE

Dear Customer,

Welcome to the latest edition of the SC07 data handbook "Small-signal Field-effect Transistors and Diodes".


It contains data on our extensive range of:

- JFETs
- Dual Gate MOSFETs
- RF switches
- Pin diodes
- Band switch diodes
- Variable capacitance diodes
- VCO diodes

The band switch diodes and variable capacitance diodes come from the former SC01 data handbook.

The RF switches, pin diodes and the VCO diodes are brand new products.

For spice parameters or the latest information on all Philips Semiconductors' products, visit our WWW site at <http://semiconductors.philips.com> or call your local Philips Semiconductors office or franchised distributor.



INDEX

Page

DIODES

7

FETs

9

Small-signal Field-effect Transistors and Diodes

Index Diodes

Types added to the range since the last issue of handbook SC07 are shown in bold print

TYPE NUMBER	PAGE
BA277	112
BA482	114
BA483	114
BA484	114
BA591	117
BA792	119
BA891	121
BAP50-03	123
BAP50-04	126
BAP50-05	129
BAP51-03	132
BAP64-02	134
BAP64-03	136
BAP64-04	138
BAP64-05	140
BAT18	142
BB131	144
BB132	146
BB133	148
BB134	150
BB135	152
BB141	154
BB142	156
BB143	158
BB147	160

TYPE NUMBER	PAGE
BB148	162
BB149	164
BB149A	166
BB151	168
BB152	170
BB153	172
BB154	174
BB155	176
BB156	178
BB158	180
BB159	182
BB164	184
BB178	186
BB179	188
BB179B	190
BB181	192
BB182	194
BB804	196
BB901	199
BBY31	201
BBY39	203
BBY40	205
BBY42	207
BBY62	209

THE

THE

THE

THE

THE

THE

THE

THE

THE

THE

THE

THE

THE

THE

THE

THE

THE

THE

THE

THE

THE

THE

THE

THE

THE

THE

THE

THE

THE

THE

THE

Small-signal Field-effect Transistors and Diodes

Index FETs

Types added to the range since the last issue of handbook SC07 are shown in bold print

TYPE NUMBER	PAGE
BF245A	212
BF245B	212
BF245C	212
BF410A to D	220
BF510 to 513	223
BF545A	227
BF545B	227
BF545C	227
BF556A	236
BF556B	236
BF556C	236
BF861A	244
BF861B	244
BF861C	244
BF862	252
BF901	255
BF901R	255
BF904	258
BF904A	267
BF904AR	267
BF904AWR	267
BF904R	258
BF904WR	276
BF908	285
BF908R	285
BF908WR	290
BF909	294
BF909A	302
BF909AR	302
BF909AWR	310
BF909R	294
BF909WR	318
BF989	326
BF990A	329
BF991	332

TYPE NUMBER	PAGE
BF992	335
BF994S	340
BF996S	343
BF998	346
BF998R	346
BF998WR	357
BF1100	365
BF1100R	365
BF1100WR	374
BF1101	385
BF1101R	385
BF1101WR	385
BF1102	393
BF1105	401
BF1105R	401
BF1105WR	401
BF1107	409
BF1107W	409
BF1108	412
BF1108R	412
BF1109	416
BF1109R	416
BF1109WR	416
BFR30	424
BFR31	424
BFT46	432
BSD22	438
BSR56	441
BSR57	441
BSR58	441
BSS83	444
J108	449
J109	449
J110	449

TYPE NUMBER	PAGE
J111	453
J112	453
J113	453
J174	456
J175	456
J176	456
J177	456
J210	464
J211	464
J212	464
PMBF4391	467
PMBF4392	467
PMBF4393	467
PMBF4416	471
PMBF4416A	471
PMBF5484	477
PMBF5485	477
PMBF5486	477
PMBFJ108	484
PMBFJ109	484
PMBFJ110	484
PMBFJ111	487
PMBFJ112	487
PMBFJ113	487
PMBFJ174 to 177	490
PMBFJ210	490
PMBFJ211	490
PMBFJ212	490
PMBFJ308	501
PMBFJ309	501
PMBFJ310	501
PN4391 to 4393	510
PN4416	513
PN4416A	513

SELECTION GUIDES

	Page
Selection guide	12
Replacement list	21
Marking codes	22
Internet WWW home page	24

Small-signal Field-effect Transistors and Diodes

Selection guide

N-CHANNEL JUNCTION FIELD-EFFECT TRANSISTORS

TYPE NUMBER	PACKAGE	$\pm V_{DS}$ (V)	CHARACTERISTICS					PAGE
			I_G (mA)	I_{DSS} min - max (mA)	$-V_{(P)GS}$ (V)	$ y_{fs} $ (mS)	C_{rs} (pF)	
General purpose analog applications								
J210	TO-92	25	10	2 to 15	1 to 3	4	0.8	464
J211	TO-92	25	10	7 to 20	2.5 to 4.5	6	0.8	464
J212	TO-92	25	10	15 to 40	4 to 6	7	0.8	464
PMBFJ210	SOT23	25	10	2 to 15	1 to 3	4	0.8	490
PMBFJ211	SOT23	25	10	7 to 20	2.5 to 4.5	6	0.8	490
PMBFJ212	SOT23	25	10	15 to 40	4 to 6	7	0.8	490
DC, LF and HF amplifiers								
BF245A	TO-92 variant	30	10	2 to 6.5	<8	3 to 6.5	1.1	212
BF245B	TO-92 variant	30	10	6 to 15	<8	3 to 6.5	1.1	212
BF245C	TO-92 variant	30	10	12 to 25	<8	3 to 6.5	1.1	212
BF545A	SOT23	30	10	2 to 6.5	0.4 to 7.5	3 to 6.5	0.8	227
BF545B	SOT23	30	10	6 to 15	0.4 to 7.5	3 to 6.5	0.8	227
BF545C	SOT23	30	10	12 to 25	0.4 to 7.5	3 to 6.5	0.8	227
BF556A	SOT23	30	10	3 to 7	0.5 to 7.5	4.5	0.8	236
BF556B	SOT23	30	10	6 to 13	0.5 to 7.5	4.5	0.8	236
BF556C	SOT23	30	10	11 to 18	0.5 to 7.5	4.5	0.8	236
Preamplifiers for AM tuners in car radios								
BF861A	SOT23	25	10	2 to 6.5	0.2 to 1.0	12	2.1	244
BF861B	SOT23	25	10	6 to 15	0.5 to 1.5	16	2.1	244
BF861C	SOT23	25	10	12 to 25	0.8 to 2.0	20	2.1	244
BF862	SOT23	20	10	13 to 25	<20	35	2.5	252
RF stages FM portables, car radios, mains radios and mixer stages								
BF410A ⁽¹⁾	TO-92 variant	20	10	0.7 to 3	typ. 0.8	2.5	0.5	220
BF410B ⁽¹⁾	TO-92 variant	20	10	2.5 to 7	typ. 1.5	4	0.5	220
BF410C ⁽¹⁾	TO-92 variant	20	10	6 to 12	typ. 2.2	6	0.5	220
BF410D ⁽¹⁾	TO-92 variant	20	10	10 to 18	typ. 3	7	0.5	220
BF510 ⁽¹⁾	SOT23	20	10	0.7 to 3	typ. 0.8	2.5	0.4	223
BF511 ⁽¹⁾	SOT23	20	10	2.5 to 7	typ. 1.5	4	0.4	223
BF512 ⁽¹⁾	SOT23	20	10	6 to 12	typ. 2.2	6	0.4	223
BF513 ⁽¹⁾	SOT23	20	10	10 to 18	typ. 3	7	0.4	223

Small-signal Field-effect Transistors and Diodes

Selection guide

N-CHANNEL JUNCTION FIELD-EFFECT TRANSISTORS (continued)

TYPE NUMBER	PACKAGE	$\pm V_{DS}$ (V)	CHARACTERISTICS					PAGE
			I_G (mA)	I_{DSS} min - max (mA)	$-V_{(P)GS}$ (V)	$ y_{fs} $ (mS)	C_{rs} (pF)	
Low level general purpose amplifiers								
BFR30	SOT23	25	5	4 to 10	<5	1 to 4	1.5	424
BFR31	SOT23	25	5	1 to 5	<2.5	1.5 to 4.5	1.5	424
General purpose amplifiers								
BFT46	SOT23	25	5	0.2 to 1.5	<1.2	>1	1.5	432
AM input stages UHF/VHF amplifiers								
PMBF4416	SOT23	30	10	5 to 15	<6	4.5 to 7.5	<0.8	471
PMBF4416A	SOT23	35	10	5 to 15	2.5 to 6	4.5 to 7.5	<0.8	471
PMBF5484	SOT23	25	10	1 to 5	0.3 to 3	3 to 6	<1	477
PMBF5485	SOT23	25	10	4 to 10	0.5 to 4	3.5 to 7	<1	477
PMBF5486	SOT23	25	10	8 to 20	2 to 6	4 to 8	<1	477
PMBFJ308	SOT23	25	50	12 to 60	1 to 6.5	>10	1.3	501
PMBFJ309	SOT23	25	50	12 to 30	1 to 4	>10	1.3	501
PMBFJ310	SOT23	25	50	24 to 60	2 to 6.5	>10	1.3	501
PN4416	TO-92	30	10	5 to 15	<6	4.5 to 7.5	0.8	513
PN4416A	TO-92	35	10	5 to 15	2.5 to 6	4.5 to 7.5	0.8	513

Note

1. Asymmetrical.

N-CHANNEL JUNCTION FIELD-EFFECT TRANSISTORS FOR SWITCHING

Small-signal Field-effect Transistors and Diodes

Selection guide

TYPE NUMBER	PACKAGE	RATINGS		CHARACTERISTICS								PAGE
		V _{DS} (V)	I _G (mA)	I _{DSS} (mA)		−V _{(P)GS} (V)		R _{DSon} max. (Ω)	C _{rs} max. (pF)	t _{on} max. (ns)	t _{off} max. (ns)	
				min.	max.	min.	max.					
BSR56	SOT23	40	50	50	—	4	10	25	5	—	25	441
BSR57	SOT23	40	50	20	100	2	6	40	5	—	50	441
BSR58	SOT23	40	50	8	80	0.8	4	60	5	—	100	441
J108	TO-92	25	50	80	—	3	10	8	15	typ. 4	typ. 6	449
J109	TO-92	25	50	40	—	2	6	12	15	typ. 4	typ. 6	449
J110	TO-92	25	50	10	—	0.5	4	18	15	typ. 4	typ. 6	449
J111	TO-92	40	50	20	—	3	10	30	typ. 3	typ. 13	typ. 35	453
J112	TO-92	40	50	5	—	1	5	50	typ. 3	typ. 13	typ. 35	453
J113	TO-92	40	50	2	—	0.5	3	100	typ. 3	typ. 13	typ. 35	453
PMBF4391	SOT23	40	50	50	150	4	10	30	3.5	15	20	510
PMBF4392	SOT23	40	50	25	75	2	5	60	3.5	15	35	510
PMBF4393	SOT23	40	50	5	30	0.5	3	100	3.5	15	50	510
PMBFJ108	SOT23	25	50	80	—	3	10	8	15	typ. 4	typ. 6	484
PMBFJ109	SOT23	25	50	40	—	2	6	12	15	typ. 4	typ. 6	484
PMBFJ110	SOT23	25	50	10	—	0.5	4	18	15	typ. 4	typ. 6	484
PMBFJ111	SOT23	40	50	20	—	3	10	30	typ. 3	typ. 13	typ. 35	487
PMBFJ112	SOT23	40	50	5	—	1	5	50	typ. 3	typ. 13	typ. 35	487
PMBFJ113	SOT23	40	50	2	—	0.5	3	100	typ. 3	typ. 13	typ. 35	487
PN4391	TO-92	40	50	50	—	4	10	30	5	15	20	510
PN4392	TO-92	40	50	25	—	2	5	60	5	15	35	510
PN4393	TO-92	40	50	5	—	0.5	3	100	5	15	50	510

Small-signal Field-effect Transistors and Diodes

Selection guide

P-CHANNEL JUNCTION FIELD-EFFECT TRANSISTORS FOR SWITCHING

TYPE NUMBER	PACKAGE	RATINGS		CHARACTERISTICS								PAGE
		V _{DS} (V)	I _G (mA)	I _{DSS} (mA)		-V _{(P)GS} (V)		R _{DSon} max. (Ω)	C _{rs} typ. (pF)	t _{on} typ. (ns)	t _{off} typ. (ns)	
				min.	max.	min.	max.					
J174	TO-92	30	50	20	135	5	10	85	4	7	15	456
J175	TO-92	30	50	7	70	3	6	125	4	15	30	456
J176	TO-92	30	50	2	35	1	4	250	4	35	35	456
J177	TO-92	30	50	1.5	20	0.8	2.25	300	4	45	45	456
PMBFJ174	SOT23	30	50	20	135	5	10	85	4	7	15	490
PMBFJ175	SOT23	30	50	7	70	3	6	125	4	15	30	490
PMBFJ176	SOT23	30	50	2	35	1	4	250	4	35	35	490
PMBFJ177	SOT23	30	50	1.5	20	0.8	2.25	300	4	45	45	490

N-CHANNEL, SINGLE GATE MOS-FETS FOR SWITCHING

TYPE NUMBER	PACKAGE	RATINGS		CHARACTERISTICS								PAGE
		V _{DS} (V)	I _D (mA)	I _{DSS} (mA)		-V _{(P)GS} (V)		MODE	R _{DSon} max. (Ω)	C _{rss} typ. (pF)	t _{on} /t _{off} max. (ns)	
				min.	max.	min.	max.					
BSD22	SOT143	20	50	—	—	—	2	depl.	30	0.6	1/5	438
BSS83	SOT143	10	50	—	—	0.1 ⁽¹⁾	2 ⁽¹⁾	enh.	45	0.6	1/5	444

Notes

1. $V_{GS(th)}$.

SILICON RF-SWITCHES

TYPE NUMBER	PACKAGE	RATINGS		CHARACTERISTICS								PAGE
		V _{DS} (V)	I _D (mA)	I _{GSS} (nA)		V _{SG} (V)		MODE	R _{DSon} max. (Ω)	S _{21(on)} ² max. (dB)	S _{21(off)} ² min. (dB)	
				min.	max.	min.	max.					
BF1107	SOT23	3	10	—	100	—	7	depl.	20	2.5	30	409
BF1107W	SOT323	3	10	—	100	—	7	depl.	20	2.5	30	409
BF1108 ⁽¹⁾	SOT143B	3	10	—	100	—	7	depl.	20	3	30	412
BF1108R ⁽¹⁾	SOT143R	3	10	—	100	—	7	depl.	20	3	30	412

Note

1. Depletion FET plus diode in one package.

Small-signal Field-effect Transistors and Diodes

Selection guide

N-CHANNEL, DUAL GATE MOS-FETS

All types protected against excessive input voltage surges.

TYPE NUMBER	PACKAGE	RATINGS		CHARACTERISTICS						REMARKS	PAGE
		V _{DS} (V)	I _D (mA)	I _{DSS} min. max. (mA)	−V _{(P)GS} max. (V)	y _{fs} min. (mS)	C _{is} typ. (pF)	C _{os} typ. (pF)	f typ. (dB) at 800 MHz		
With external bias											
BF901(R)	SOT143(R)	12	30	2 to 18	0.7 ⁽¹⁾	25	2.35	1.4	1.7	VHF & UHF	255
BF908(R)	SOT143(R)	12	40	3 to 27	2	36	3.1	1.7	1.5	VHF & UHF	285
BF908WR	SOT343R	12	40	3 to 27	2	36	3.1	1.7	1.5	VHF & UHF	290
BF989	SOT143	20	20	2 to 20	2.7	9.5	1.8	0.9	2.8	UHF	326
BF990A	SOT143	18	30	—	1.3	18	2.6	1.2	2	UHF	329
BF991	SOT143	20	20	4 to 25	2.5	10	2.1	1.1	0.7 ⁽²⁾	VHF	332
BF992	SOT143	20	40	—	1.3	20	4	2	1.2 ⁽²⁾	VHF	335
BF994S	SOT143	20	30	4 to 20	2.5	15	2.5	1	1 ⁽²⁾	VHF	340
BF996S	SOT143	20	30	4 to 20	2.5	15	2.3	0.8	1.8	UHF	343
BF998(R)	SOT143(R)	12	30	2 to 18	2.5	21	2.1	1.05	1	VHF & UHF	346
BF998WR	SOT343R	12	30	2 to 18	2.5	22	2.1	1.05	1	VHF & UHF	357
Partly internal bias											
BF904(A)(R)	SOT143(R)	7	30	8 to 13	1 ⁽¹⁾	22	2.2	1.3	2	VHF & UHF	267
BF904(A)WR	SOT343R	7	30	8 to 13	1 ⁽¹⁾	22	2.2	1.3	2	VHF & UHF	267
BF909(A)(R)	SOT143(R)	7	40	12 to 20	1 ⁽¹⁾	36	3.6	2.3	2	VHF & UHF	302
BF909(A)WR	SOT343R	7	40	12 to 20	1 ⁽¹⁾	36	3.6	2.3	2	VHF & UHF	310
BF1100(R)	SOT143(R)	14	30	8 to 13	1 ⁽¹⁾	24	2.2	1.4	2	VHF & UHF	365
BF1100WR	SOT343R	14	30	8 to 13	1 ⁽¹⁾	24	2.2	1.4	2	VHF & UHF	374
BF1101(R)	SOT143(R)	7	30	8 to 16		25	2.2	1.2 ⁽⁴⁾	1.7	VHF & UHF	385
BF1101WR	SOT343R	7	30	8 to 16		25	2.2	1.2 ⁽⁴⁾	1.7	VHF & UHF	385
BF1102	SOT363	7	40	12 to 20	1.2 ⁽¹⁾	36	2.8 ⁽³⁾	1.6 ⁽⁴⁾	2	note 5	393
Fully internal bias											
BF1105(R)	SOT143(R)	7	30	8 to 16	—	25	2.2 ⁽³⁾	1.2 ⁽⁴⁾	1.7	VHF & UHF	401
BF1105WR	SOT343R	7	30	8 to 16	—	25	2.2 ⁽³⁾	1.2 ⁽⁴⁾	1.7	VHF & UHF	401
BF1109(R)	SOT143(R)	11	30	8 to 16	1.2 ⁽¹⁾	24	2.2 ⁽³⁾	1.3 ⁽⁴⁾	1.5	VHF & UHF	412
BF1109WR	SOT343R	11	30	8 to 16	1.2 ⁽¹⁾	24	2.2 ⁽³⁾	1.3 ⁽⁴⁾	1.5	VHF & UHF	416

Notes

1. V_{GS(th)}.
2. At 200 MHz.
3. C_{ig}.
4. C_{oss}.
5. Two equal dual gate MOS-FETs in one package.

Small-signal Field-effect Transistors and Diodes

Selection guide

TV/SATELLITE VARICAP DIODES - UHF TUNING

TYPE NUMBER	PACKAGE	C _d @ V _R			TUNING RANGE			r _s	MATCHED SETS	PAGE
					C _d over voltage range					
		min.	max.		ratio	V ₁ to V ₂		max.		
		(pF)	(pF)	(V)		(V)	(V)		%	
Matched										
BB134	SOD323 (SC76)	1.7	2.1	28	10	0.5	28	0.75	0.5	150
BB149	SOD323 (SC76)	1.9	2.25	28	9	1	28	0.75	1	164
BB149A	SOD323 (SC76)	1.95	2.22	28	9.7	1	28	0.75	2	166
BB154 ⁽²⁾	SOD323 (SC76)	1.9	2.2	28	9	1	28	0.75	2	174
BB179	SOD523 (SC79)	1.9	2.22	28	9.7	1	28	0.75	2	188
BB179B	SOD523 (SC79)	1.9	2.25	28	9.2	1	28	0.75	2	190
BBY31	SOT23	1.6	2	28	8.3	1	28	1.2	—	201
BBY39 ⁽¹⁾	SOT23	1.6	2	28	8.3	1	28	1.2	—	203
BBY62	SOT143	1.6	2	28	8.3	1	28	1.2	—	209
Unmatched										
BB135	SOD323 (SC76)	1.7	2.1	28	10	0.5	28	0.75	—	152
BB159	SOD323 (SC76)	1.9	2.25	28	9	1	28	0.75	—	182

Notes

1. Double diode with common cathode.
2. In development.

Small-signal Field-effect Transistors and Diodes

Selection guide

TV/SATELLITE VARICAP DIODES - VHF TUNING

TYPE NUMBER	PACKAGE	C _d @ V _R			TUNING RANGE			r _s	MATCHED SETS	PAGE
					C _d over voltage range					
		min.	max.		ratio	V ₁ to V ₂		max.		
		(pF)	(pF)	(V)		(V)	(V)		%	
Matched										
BB132	SOD323 (SC76)	2.3	2.75	28	26	0.5	28	2	1	146
BB133	SOD323 (SC76)	2.2	2.6	28	16	0.5	28	0.9	0.7	148
BB147	SOD323 (SC76)	2.4	2.8	28	40	0.5	28	2.8	2	160
BB148	SOD323 (SC76)	2.4	2.75	28	15	1	28	0.9	1	162
BB152	SOD323 (SC76)	2.48	2.89	28	>20.6	1	28	1.2	2	170
BB153	SOD323 (SC76)	2.36	2.75	28	>13.5	1	28	0.8	2	172
BB164	SOD323 (SC76)	2.9	3.4	28	>19.5	1	28	1.4	2	184
BB178	SOD523 (SC79)	2.36	2.75	28	>13.5	1	28	0.8	2	186
BB182	SOD523 (SC79)	2.48	2.89	28	>20.6	1	28	1.2	2	194
BBY40	SOT23	4.3	6	25	5.5	3	25	0.7	—	205
BBY42	SOT23	2.4	3	28	14	1	28	1	—	207
Unmatched										
BB131	SOD323 (SC79)	0.7	1.055	28	14	0.5	28	3	—	144
BB158	SOD323 (SC76)	2.4	2.75	28	15	1	28	0.9	—	180
BB181	SOD523 (SC79)	0.7	1.055	28	14	0.5	28	3	—	192
BB901	SOT23	—	<1.055	28	13.5	0.5	28	3	—	199

RADIO VARICAP DIODES FM RADIO TUNING

TYPE NUMBER	PACKAGE	C _d @ V _R		TUNING RANGE			r _s	MATCHED SETS	PAGE
				C _d over voltage range					
				ratio	V ₁ to V ₂		typ.		
		(pF)	(V)		(V)	(V)		%	
BB804 ⁽¹⁾	SOT23	26	8	1.7	2	8	0.2	—	196

Note

- Double diode with common cathode.

Small-signal Field-effect Transistors and Diodes

Selection guide

VCO VARICAP DIODES

TYPE NUMBER	PACKAGE	TUNING RANGE								r_s	C_{1V} / C_{4V}	PAGE
		$C_d @ V_R$			$C_d @ V_R$							
		min.	max.		min.	typ.	max.		typ.	typ.		
		(pF)	(pF)	(V)	(pF)	(pF)	(pF)	(V)	Ω			
Matched												
BB141 ⁽¹⁾	SOD523 (SC79)	3.9	4.5	1	2.22	–	2.55	4	0.4	1.76	154	
BB142 ⁽¹⁾	SOD523 (SC79)	4	4.9	1	1.85	–	2.35	4	0.5	2.2	156	
BB143 ⁽¹⁾	SOD523 (SC79)	4.75	5.75	1	2.05	–	2.55	4	0.5	2.35	158	
BB151 ⁽¹⁾	SOD323 (SC76)	15.4	17	1	–	9	–	4	0.4	1.8	168	
BB156	SOD323 (SC76)	14.4	17.6	1	7.6	–	9.6	4	0.4	1.86	178	
Unmatched												
BB155	SOD323 (SC76)	45.2	49.8	0.34	24.55	–	26.7	2.82	0.35	–	176	

Note

1. In development.

RF BAND-SWITCHING DIODES

TYPE NUMBER	PACKAGE	RATINGS		CHARACTERISTICS						PAGE
		V _R max.	I _F max.	r _D @ I _F and f max.			C _d @ V _R and f max.			
		(V)	(mA)	(Ω)	(mA)	(MHz)	(pF)	(V)	(MHz)	
Leaded types										
BA482	SOD68 (DO34)	35	100	0.7	3	200	1.2	3	1 to 100	114
BA483	SOD68 (DO34)	35	100	1.2	3	200	1.0	3	1 to 100	114
BA484	SOD68 (DO34)	35	100	1.2	3	200	1.6	3	1 to 100	114
Surface mount types										
BA277	SOD523 (SC79)	35	100	0.7	2	100	1.2	6	1	112
BA591	SOD323 (SC76)	35	100	0.7	3	100	0.9	3	1	117
BA792	SOD110	35	100	0.7	3	200	1.1	3	1 to 100	119
BA891	SOD523 (SC79)	35	100	0.7	3	100	0.9	3	1	121
BAT18	SOT23	35	100	0.7	5	200	1.0	20	1	142

Small-signal Field-effect Transistors and Diodes

Selection guide

PIN DIODES

TYPE NUMBER	PACKAGE	MAXIMUM RATINGS		CHARACTERISTICS						CONFIG.	PAGE
				r_D (Ω)		C_d (pF)			τ_L		
		V_R (V)	I_F (mA)	note 1	note 2	note 3	note 4	note 5	note 6		
BAP50-03	SOD323	50	50	25	3	0.45	0.3	0.25	1.04 μ s	Single	123
BAP50-04	SOT23	50	50	25	3	0.45	0.3	0.25	1.04 μ s	Series	126
BAP50-05	SOT23	50	50	25	3	0.45	0.3	0.25	1.04 μ s	CC	129
BAP51-03	SOD323	60	60	5.5	1.5	0.4	0.2	0.16	0.55 μ s	Single	132
BAP64-02	SOD523	200	100	20	2	0.52	0.27	0.23	1.55 μ s	Single	134
BAP64-03	SOD323	200	100	20	2	0.52	0.27	0.23	1.55 μ s	Single	136
BAP64-04	SOT23	200	100	20	2	0.52	0.27	0.23	1.55 μ s	Series	138
BAP64-05	SOT23	200	100	20	2	0.52	0.27	0.23	1.55 μ s	CC	140

Notes

1. $I_F = 0.5$ mA; $f = 100$ MHz.
2. $I_F = 10$ mA; $f = 100$ MHz.
3. $V_R = 0$ V; $f = 1$ MHz.
4. $V_R = 5$ V; $f = 1$ MHz.
5. $V_R = 20$ V; $f = 1$ MHz.
6. $I_F = 10$ mA; $I_R = 6$ mA.

Small-signal Fiel-effect Transistors and Diodes

Replacement list

REPLACED/WITHDRAWN TYPES

The following type numbers were included in the previous issue of this data handbook, but are not in the current edition.

FETS

TYPE NUMBER	PACKAGE	REASON FOR DELETION	REPLACEMENT	PACKAGE
2N5484	SOT54	Discontinued	PMBF5484	SOT23
2N5485	SOT54	Discontinued	PMBF5485	SOT23
2N5486	SOT54	Discontinued	PMBF5486	SOT23
BF851A	SOT54	Discontinued	BF861A	SOT23
BF851B	SOT54	Discontinued	BF861B	SOT23
BF851C	SOT54	Discontinued	BF861C	SOT23

VARICAPS

TYPE NUMBER	PACKAGE	REASON FOR DELETION	REPLACEMENT	PACKAGE
BA481	SOD68	Discontinued	BAT17	SOT23
BB150	SOD323	Discontinued	BB133	SOD323
BB215	SOD80	Discontinued	BB148	SOD323
BB405B	SOD68	Discontinued	BB134	SOD323
BB417	SOD68	Discontinued	BBY31	SOT23
BB809	SOD68	Discontinued	BB132	SOD323
BB909A	SOD68	Discontinued	BB148	SOD323
BB909B	SOD68	Discontinued	BB148	SOD323
BB910	SOD68	Discontinued	BB133	SOD323
BB911/A	SOD68	Discontinued	BB132	SOD323

Small-signal Field-effect Transistors and Diodes

Marking codes

Product types in SOT23, SOT143, SOT323, SOT343, SOT363, SOD110, SOD323 and SOD523 packages are marked with a code as listed in the following table.

TYPE NUMBER	MARKING CODE
FETs	
BF510	S6p
BF511	S7p
BF512	S8p
BF513	S9p
BF545A	M65
BF545B	M66
BF545C	M67
BF556A	M84
BF556B	M85
BF556C	M86
BF861A	M33
BF861B	M34
BF861C	M35
BF862	2Ap
BF901	M01
BF901R	M02
BF904	M04
BF904R	M06
BF904WR	MC
BF904A	M41
BF904AR	M42
BF904AWR	MH
BF908	M26
BF908R	M27
BF908WR	MD
BF909	M28
BF909R	M29
BF909WR	ME
BF909A	M33
BF909AR	M34
BF909AWR	MG
BF989	MAp
BF990A	M87
BF991	M91

TYPE NUMBER	MARKING CODE
BF992	M92
BF994S	MGp
BF996S	MHp
BF998	MOp
BF998R	MO $\bar{p}$
BF998WR	MB
BF1100	M56
BF1100R	M57
BF1100WR	MF
BF1101	NDp
BF1101R	NCp
BF1101WR	NC
BF1102	W1
BF1105	NEp
BF1105R	NAp
BF1105WR	NA
BF1107	S3p
BF1107W	W3
BF1108	NGp
BF1108R	NHp
BF1109	NFp
BF1109R	NBp
BF1109WR	NB
BFR30	M1p
BFR31	M2p
BFT46	M3p
BSD22	M32
BSR56	M4p
BSR57	M5p
BSR58	M6p
BSS83	M74
PMBF4391	p6J
PMBF4392	p6K
PMBF4393	p6G
PMBF4416	p6A

TYPE NUMBER	MARKING CODE
PMBF4416A	M16
PMBF5484	p6B
PMBF5485	p6M
PMBF5486	p6H
PMBFJ108	p08
PMBFJ109	p09
PMBFJ110	p10
PMBFJ111	p11
PMBFJ112	p12
PMBFJ113	p13
PMBFJ174	p6X
PMBFJ175	p6W
PMBFJ176	p6S
PMBFJ177	p6Y
PMBFJ210	M68
PMBFJ211	M69
PMBFJ212	M70
PMBFJ308	M08
PMBFJ309	M09
PMBFJ310	M10
Band switch diodes	
BA277	1
BA591	A1
BA792	L8
BA891	7
BAT18	A2p
PIN diodes	
BAP50-03	A8
BAP50-04	4Lp
BAP50-05	1Cp
BAP51-03	A5
BAP64-02	S
BAP64-03	A3
BAP64-04	4Kp
BAP64-05	5Kp

Small-signal Field-effect Transistors and Diodes

Marking codes

TYPE NUMBER	MARKING CODE
Varicap diodes	
BB131	P1
BB132	P2
BB133	P3
BB134	P4
BB135	P5
BB141	H
BB142	K
BB143	L
BB146	P6
BB147	P7
BB148	P8

TYPE NUMBER	MARKING CODE
BB149	P9
BB149A	PL
BB151	PA
BB152	PB
BB153	PC
BB154	PM
BB155	PE
BB156	PF
BB158	PH
BB159	PJ
BB164	PK
BB178	8

TYPE NUMBER	MARKING CODE
BB179	9
BB179B	C
BB181	N
BB182	2
BB804	SF5
BB804W	SF2
BB901	S14
BBY31	S1
BBY39	S12
BBY40	S2
BBY42	S13
BBY62	S4

Internet World Wide Web Home Page

WHAT IS IT?

Welcome to our place in cyberspace.

Explore our Web pages and take a look at our product offering of advance High-performance Applications and Products.

In addition, we offer you the latest information on Products, News, Support, Employment and Offices.

HOW TO REACH US

For access to the Philips Semiconductors Home Page go to the World Wide Web location:

<http://www.semiconductors.philips.com/>

GENERAL

	page
Quality	26
Pro electron type numbering system	27
Rating system	28
Letter symbols	30
S-parameter definitions	34
Tape and reel packing	35
Mounting and soldering	51
Thermal considerations	65
Handling MOS devices	71

Quality

General

QUALITY

Total Quality Management

Philips Semiconductors is a Quality Company, aiming towards one ultimate standard, that of Business Excellence. The tool we use in striving towards this goal is our Total Quality Management (TQM) system. The TQM is described in our Quality manuals, and is summarized in the following paragraphs. The Philips Business Excellence Programme as part of TQM follows the European Foundation for Quality Management (EFQM) model. The EFQM award is on the level of the Malcolm Baldrige award.

QUALITY ASSURANCE

Quality Assurance (QA) is based on ISO 9000 standards and customer standards such as QS-9000. Our factories are certified to ISO 9000 and QS-9000 by external inspectorates. Sales organizations and headquarters are also certified to ISO 9000. The products of Philips Semiconductors are in conformance with the requirements of international standards.

PARTNERSHIPS WITH CUSTOMERS

Partnerships with customers include Process Quality measurement co-operation (using PPM), design-in agreements, ship-to-stock, just-in-time, sharing technology roadmaps, a change notification programme, self-qualification programmes and application support.

PARTNERSHIPS WITH SUPPLIERS

Our suppliers are certified to ISO 9000 and participate in ship-to-stock programmes. Key-suppliers receive support and feedback through our Supplier Quality System (SQS) audits.

CONTINUOUS IMPROVEMENT PROGRAMME

The continuous improvement programme incorporates continuous process and system improvement, design improvement, complete use of statistical process control, and logistics improvement, driven by key performance indicators. To encourage improvement in teamwork a very popular Quality Improvement Competition is held yearly. With a large number of improvement teams participating, opportunities arise for the sharing of successful improvement ideas.

Advanced quality planning

During the design and development of new products and processes, quality is built-in by advanced quality planning.

By means of failure-mode-and-effect analysis the critical parameters of a process are identified. Procedures are then laid down to ensure the highest level of performance for these parameters. The capability of process steps is also planned in this phase in preparation for production under statistical process control.

Quality network

Product quality is the responsibility of the Business Lines, with their Quality and Reliability (Q&R) departments operating in a supportive and controlling manner. The sales organization has Quality Managers who respond to any quality matters raised by customers. Customer complaints are then handled by direct contact between Sales Quality and the relevant Q&R department. General quality requirements are covered by a divisional Quality department.

Product conformance

The assurance of product conformance is an integral part of our Quality Assurance practice. This is achieved by:

- In-line Quality Assurance to monitor process reproducibility during manufacture. Equipment performance and process steps are under statistical process control.
- Acceptance tests on finished products to verify conformance with the device specification. The test results are used for Quality feedback and corrective actions. Periodic sample inspections to monitor and measure the conformance of products are increasingly being replaced by continuous in-line monitoring.
- Qualification tests.

The inspection and test requirements are detailed in the General Quality Specifications in the SNW-FQ-611 series.

Product reliability

Highly accelerated tests are implemented to evaluate and monitor product reliability. Rejects from reliability tests are subjected to failure analysis, so that improvements may be made. This analysis also extends to product related customer complaints.

Customer response

Our quality improvement depends on working together with our customer. We need our customer's input, and we therefore invite constructive comments on all aspects of our performance. For all such matters, please contact your local Philips Semiconductors sales representative.

Pro Electron Type Numbering System

General

PRO ELECTRON TYPE NUMBERING SYSTEM

Basic type number

This type designation code applies to discrete semiconductor devices (not integrated circuits), multiples of such devices, semiconductor chips and Darlington transistors.

FIRST LETTER

The first letter gives information about the material for the active part of the device.

- A germanium or other material with a band gap of 0.6 to 1 eV
- B silicon or other material with a band gap of 1 to 1.3 eV
- C gallium arsenide (GaAs) or other material with a band gap of 1.3 eV or more
- R compound materials, e.g. cadmium sulphide

SECOND LETTER

The second letter indicates the function for which the device is primarily designed. The same letter can be used for multi-chip devices with similar elements.

In the following list low power types are defined by $R_{th j-mb} > 15 \text{ K/W}$ and power types by $R_{th j-mb} \leq 15 \text{ K/W}$.

- A diode; signal, low power
- B diode; variable capacitance
- C transistor; low power, audio frequency
- D transistor; power, audio frequency
- E diode; tunnel
- F transistor; low power, high frequency
- G multiple of dissimilar devices/miscellaneous devices; e.g. oscillators. Also with special third letter; see under Section "Serial number".
- H diode; magnetic sensitive
- L transistor; power, high frequency
- N photocoupler
- P radiation detector; e.g. high sensitivity photo-transistor; with special third letter
- Q radiation generator; e.g. LED, laser; with special third letter
- R control or switching device; e.g. thyristor, low power; with special third letter
- S transistor; low power, switching
- T control or switching device; e.g. thyristor, low power; with special third letter

- U transistor; power, switching
- W surface acoustic wave device
- X diode; multiplier, e.g. varactor, step recovery
- Y diode; rectifying, booster
- Z diode; voltage reference or regulator, transient suppressor diode; with special third letter.

SERIAL NUMBER

The number comprises three figures running from 100 to 999 for devices primarily intended for consumer equipment, or one letter (Z, Y, X, etc.) and two figures running from 10 to 99 for devices primarily intended for industrial or professional equipment.⁽¹⁾

Version letter

A letter may be added to the basic type number to indicate minor electrical or mechanical variants of the basic type.

(1) When the supply of these serial numbers is exhausted, the serial number may be expanded to three figures for industrial types and four figures for consumer types.

Rating Systems

General

RATING SYSTEMS

The rating systems described are those recommended by the IEC in its publication number 60134.

Remark: It is common practice to use the Absolute Maximum Rating System in published semiconductor data sheets.

Definitions of terms used

ELECTRONIC DEVICE

An electronic tube or valve, transistor or other semiconductor device.

Remark: This definition excludes inductors, capacitors, resistors and similar components.

CHARACTERISTIC

A characteristic is an inherent and measurable property of a device. Such a property may be electrical, mechanical, thermal, hydraulic, electro-magnetic or nuclear, and can be expressed as a value for stated or recognized conditions. A characteristic may also be a set of related values, usually shown in graphical form.

BOGEY ELECTRONIC DEVICE

An electronic device whose characteristics have the published nominal values for the type. A bogey electronic device for any particular application can be obtained by considering only those characteristics that are directly related to the application.

RATING

A value that establishes either a limiting capability or a limiting condition for an electronic device. It is determined for specified values of environment and operation, and may be stated in any suitable terms.

Remark: Limiting conditions may be either maxima or minima.

RATING SYSTEM

The set of principles upon which ratings are established and which determine their interpretation.

Remark: The rating system indicates the division of responsibility between the device manufacturer and the circuit designer, with the object of ensuring that the working conditions do not exceed the ratings.

Absolute maximum rating system

Absolute maximum ratings are limiting values of operating and environmental conditions applicable to any electronic device of a specified type, as defined by its published data, which should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in the characteristics of the device under consideration and of all other electronic devices in the equipment.

The equipment manufacturer should design so that, initially and throughout the life of the device, no absolute maximum value for the intended service is exceeded with any device, under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variations, signal variation, environmental conditions, and variations in characteristics of the device under consideration and of all other electronic devices in the equipment.

Design maximum rating system

Design maximum ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking responsibility for the effects of changes in operating conditions due to variations in the characteristics of the electronic device under consideration.

The equipment manufacturer should design so that, initially and throughout the life of the device, no design-maximum value for the intended service is exceeded with a bogey electronic device, under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, variation in characteristics of all other devices in the equipment, equipment control adjustment, load variation, signal variation and environmental conditions.

Design centre rating system

Design centre ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under normal conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device in average applications, taking responsibility for normal changes in operating conditions due to rated supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in the characteristics of all electronic devices.

The equipment manufacturer should design so that, initially, no design centre value for the intended service is exceeded with a bogey electronic device in equipment operating at the stated normal supply voltage.

Letter Symbols - Diodes

General

LETTER SYMBOLS

The letter symbols for diodes detailed in this section are based on IEC publication number 747.

Basic letters

In the representation of currents, voltages and powers, upper-case letter symbols are used to indicate all values except instantaneous values that vary with time; these are represented by lower-case letters.

The following is a list of basic letter symbols used with semiconductor diodes:

C	capacitance
E, e	energy
f	frequency
I, i	current
L	inductance
P, p	power
Q	charge
R, r	resistance
S	temperature coefficient
T	temperature
t	time
V, v	voltage
Z	impedance.

Subscripts

Upper-case subscripts are used for the indication of:

- Continuous (DC) values (without signal), e.g. I_F
- Instantaneous total values, e.g. i_{RR}
- Average total values, e.g. $I_{F(AV)}$
- Peak total values, e.g. V_{RSM}
- Root-mean-square total values, e.g. $I_{F(RMS)}$

Lower-case subscripts are used for the indication of values applying to the varying component alone:

- Instantaneous values, e.g. t_{rr}
- Root-mean-square values, e.g. $I_{t(rms)}$
- Peak values, e.g. V_{fm}
- Average values, e.g. $I_{t(av)}$

If more than one subscript is used, the subscript for which both styles exist are either all upper-case or all lower-case.

The following is a list of subscripts used with basic letter symbols for semiconductor diodes:

amb	ambient
(AV), (av)	average value
(BR)	breakdown
(CL)	clamping
d	diode
diff	differential
F, f	forward, fall
I, i	input
j	junction
j-a	junction to ambient
j-tp	junction to tie-point
K	knee
L	load
M, m	peak or crest value
max	maximum
min	minimum
nom	nominal
O, o	output
on	turn-on
P, p	pulse
R, r	as first subscript: reverse, rise. as second subscript: repetitive, recovery.
ref	reference
(RMS), (rms)	root-mean-square value
S, s	As first subscript: storage, series, switching. As second subscript: surge (non-repetitive).
stg	storage
th	thermal
tot	total
tp	tie-point
W	working
Z, z	regulator, working (zener).

Letter Symbols - FETs

General

LETTER SYMBOLS

The letter symbols for transistors detailed in this section are based on IEC publication number 148.

Basic letters

In the representation of currents, voltages and powers, lower-case letter symbols are used to indicate all instantaneous values that vary with time. All other values are represented by upper-case letters.

Electrical parameters⁽¹⁾ of external circuits and of circuits in which the device forms only a part are represented by upper-case letters. Lower-case letters are used for the representation of electrical parameters inherent in the device. Inductances and capacitances are always represented by upper-case letters.

The following is a list of basic letter symbols used with semiconductor devices:

B, b	susceptance (imaginary part of an admittance)
C	capacitance
G, g	conductance (real part of an admittance)
H, h	hybrid parameter
I, i	current
L	inductance
P, p	power
R, r	resistance (real part of an impedance)
V, v	voltage
X, x	reactance (imaginary part of an impedance)
Y, y	admittance
Z, z	impedance

Subscripts

Upper-case subscripts are used for the indication of:

- continuous (DC) values (without signal), e.g. I_D
- instantaneous total values, e.g. i_D
- average total values, e.g. $I_{D(AV)}$
- peak total values, e.g. I_{DM}
- root-mean-square total values, e.g. $I_{D(RMS)}$

Lower-case subscripts are used for the indication of values applying to the varying component alone:

- instantaneous values, e.g. i_b

- root-mean-square values, e.g. $I_{d(rms)}$
- peak values, e.g. I_{dm}
- average values, e.g. $I_{d(av)}$

The following is a list of subscripts used with basic letter symbols for semiconductor devices:

A, a	anode
amb	ambient
(AV), (av)	average value
B, b	base
(BO)	breakover
(BR)	breakdown
case	case
C, c	collector
C	controllable
D, d	drain
E, e	emitter
F, f	fall, forward (or forward transfer)
G, g	gate
H	holding
h	heatsink
I, i	input
j-a	junction to ambient
j-mb	junction to mounting base
K, k	cathode
L	load
M, m	peak value
(min)	minimum
(max)	maximum
mb	mounting base
O, o	as third subscript: the terminal not mentioned is open-circuit
(OV)	overload
P, p	pulse
Q, q	turn-off
R, r	as first subscript: reverse (or reverse transfer), rise. As second subscript: repetitive, recovery. As third subscript: with a specified resistance between the terminal not mentioned and the reference terminal
(RMS), (rms)	root-mean-square value

(1) For the purpose of this publication, the term 'electrical parameters' applies to four-pole matrix parameters, elements of electrical equivalent circuits, electrical impedances and admittances, inductances and capacitances.

Letter Symbols - FETs

General

S, s	as first subscript: series, source, storage, stray, switching. As second subscript: surge (non-repetitive). As third subscript: short circuit between the terminal not mentioned and the reference terminal
stg	storage
th	thermal
TO	threshold
tot	total
W	working
X, x	specified circuit
Z, z	reference or regulator (zener)
1	input (four-pole matrix)
2	output (four-pole matrix).

Applications and examples

TRANSISTOR CURRENTS

The first subscript indicates the terminal carrying the current (conventional current flow from the external circuit into the terminal is positive).

Examples: I_D , I_D , I_d , I_{dm} .

TRANSISTOR VOLTAGES

A voltage is indicated by the first two subscripts: the first identifies the terminal at which the voltage is measured and the second the reference terminal or the circuit node. The second subscript may be omitted when there is no possibility of confusion.

Examples: V_{GS} , V_{GS} , V_{gs} , V_{gsm} .

SUPPLY VOLTAGES OR CURRENTS

Supply voltages or supply currents are indicated by repeating the appropriate terminal subscript.

Examples: V_{DD} , I_{SS} .

A reference terminal is indicated by a third subscript.

Example: V_{DDS} .

DEVICES WITH MORE THAN ONE TERMINAL OF THE SAME KIND

If a device has more than one terminal of the same kind, the subscript is formed by the appropriate letter for the terminal, followed by a number. Hyphens may be used to avoid confusion in multiple subscripts.

Examples:

I_{G2}	continuous (DC) current flowing into the second gate terminal
V_{G2-S}	continuous (DC) voltage between the terminals of second gate and source.

MULTIPLE DEVICES

For multiple unit devices, the subscripts are modified by a number preceding the letter subscript. Hyphens may be used to avoid confusion in multiple subscripts.

Examples:

I_{2D}	continuous (DC) current flowing into the drain terminal of the second unit
V_{1D-2D}	continuous (DC) voltage between the drain terminals of the first and second units.

ELECTRICAL PARAMETERS

The upper-case variant of a subscript is used for the designation of static (DC) values.

Examples:

g_{FS}	static value of forward transconductance in common-source configuration (DC current gain)
R_{DS}	DC value of the drain-source resistance.

The static value is the slope of the line from the origin to the operating point on the appropriate characteristic curve, i.e. the quotient of the appropriate electrical quantities at the operating point.

The lower-case variant of a subscript is used for the designation of small-signal values.

Examples:

g_{fs}	small-signal value of the short-circuit forward transconductance in common-source configuration
$Z_i = R_i + jX_i$	small-signal value of the input impedance.

If more than one subscript is used, subscripts for which a choice of style is allowed, the subscripts chosen are all upper-case or all lower-case.

Examples: h_{FE} , y_{RE} , h_{fe} , g_{fs} .

Letter Symbols - FETs

General

FOUR-POLE MATRIX PARAMETERS

The first letter subscript (or double numeric subscript) indicates input, output, forward transfer or reverse transfer.

Examples: h_i (or h_{11}), h_o (or h_{22}), h_f (or h_{21}), h_r (or h_{12}).

A further subscript is used for the identification of the circuit configuration. When no confusion is possible, this further subscript may be omitted.

Examples: h_{fe} (or h_{21e}), h_{FE} (or h_{21E}).

DISTINCTION BETWEEN REAL AND IMAGINARY PARTS

If it is necessary to distinguish between real and imaginary parts of electrical parameters, no additional subscripts are used. If basic symbols for the real and imaginary parts exist, these may be used.

Examples: $Z_i = R_i + jX_i$, $y_{fe} = g_{fe} + jb_{fe}$.

If such symbols do not exist or are not suitable, the notation shown in the following examples is used.

Examples:

Re (h_{ib}) etc. for the real part of h_{ib} .

Im (h_{ib}) etc. for the imaginary part of h_{ib} .


S-Parameter Definitions

General

S-PARAMETER DEFINITIONS

The S-parameter symbols in this section are based on IEC publication 747-7.

S-parameters (return losses or reflection coefficients) of a module can be defined as the S_{11} and the S_{22} of a two-port network (see Fig.1).



$$b_1 = S_{11} \cdot a_1 + S_{12} \cdot a_2 \quad (1)$$

$$b_2 = S_{21} \cdot a_1 + S_{22} \cdot a_2 \quad (2)$$

where:

$$a_1 = \frac{1}{2 \cdot \sqrt{Z_0}} \cdot (V_1 + Z_0 \cdot i_1) = \text{signal into port 1} \quad (3)$$

$$a_2 = \frac{1}{2 \cdot \sqrt{Z_0}} \cdot (V_2 + Z_0 \cdot i_2) = \text{signal into port 2}$$

$$b_1 = \frac{1}{2 \cdot \sqrt{Z_0}} \cdot (V_1 - Z_0 \cdot i_1) = \text{signal out port 1} \quad (4)$$

$$b_2 = \frac{1}{2 \cdot \sqrt{Z_0}} \cdot (V_2 - Z_0 \cdot i_2) = \text{signal out port 2}$$

From (1) and (2) formulae for the return losses can be derived:

$$S_{11} = \left. \frac{b_1}{a_1} \right|_{a_2 = 0} \quad (5)$$

$$S_{22} = \left. \frac{b_2}{a_2} \right|_{a_1 = 0} \quad (6)$$

In (5), $a_2 = 0$ means output port terminated with Z_0 (derived from formula (4)).

In (6), $a_1 = 0$ means input port terminated with Z_0 (derived from formula (3)).

Measurement

The return losses are measured with a network analyzer after calibration, where the influence of the test jig is eliminated. The necessary termination of the other port with Z_0 is done automatically by the network analyzer.

The network analyser must have a directivity of at least 40 dB to obtain an accuracy of 0.5 dB when measuring return loss figures of 20 dB. A full two-port correction method can be used to improve the accuracy.

Tape and Reel Packing - Diodes

General

SCOPE

This chapter covers packing and packing quantity details for surface-mount and leaded diodes in the following packages:

Table 1 Survey of packages

PACKAGE	
SURFACE-MOUNT	THROUGH-HOLE
SOD110	SOD68 (DO-34)
SOD323	
SOD523	

SURFACE-MOUNT DEVICES

Tape and reel packing for surface-mount devices meets the feed requirements for automatic pick and place equipment (packing conforms to IEC publication 286-3). Tape is an ideal shipping container making handling easy and providing secure blister cavities in which the devices are sealed with peel-off cover tape.

Tape specification

Tape dimensions are specified in Tables 2, 3 and 4 and in Figs.1 through 3. For diodes with only two terminations, the cathode side of the device is adjacent to the sprocket holes in the tape.

Table 2 Variable tape dimensions

PACKAGE	SYMBOL					
	W (mm)	F (mm)	P (mm)	K (mm)	B ₁ (mm)	D ₁ (mm)
SOD110	8.0	3.5	4.0	2.5	4.2	1.0
SOD323	8.0	3.5	4.0	1.5	4.2	1.0
SOD523	8.0	3.5	4.0	1.5	4.2	1.0
Tolerance	±0.2	0.05	±0.1	max.	max.	min.

Table 3 Fixed tape dimensions


PACKAGE	SYMBOL							
	E (mm)	D ₀ (mm)	P ₀ (mm)	P ₂ (mm)	G (mm)	T (mm)	δ (mm)	θ (deg)
Detailed in Table 2	1.75	1.5	4.0	2.0	0.75	0.4	0.3	15
Tolerance	±0.1	-0/+0.1	±0.1	±0.05	min.	max.	max.	max.

Table 4 See Fig.3

PACKAGE	SYMBOL				
	AO	BO	KO	P1	W
SOD523	0.9	1.4	1.0	4.0	8.0

Tape and Reel Packing - Diodes


General



For dimensions see Tables 2 and 3.

(1) Tolerance over any 10 pitches is 0.2 mm.


Fig.1 Specification for 8 mm tape (SOD110).



For dimensions see Tables 2 and 3.

(1) Tolerance over any 10 pitches is 0.2 mm.

Fig.2 Specification for 8 mm tape (SOD323).



For dimensions see Table 4.

Fig.3 Specification for 8 mm tape (SOD523).

Tape and Reel Packing - Diodes

General

Reel specification

Reel dimensions are specified in Fig.4 and Table 5 for 8 mm tape.




Table 5 Reel dimensions

TAPE WIDTH	SYMBOL							
	A (mm)	B (mm)	C (mm)	W ₁ (mm)	W ₂ (mm)	E (mm)	U (mm)	O (deg)
8 mm	180/286 or 180/330	62	12.75	8.4	14.4	1.5	3.6	120
Tolerance	±0.5	±1.5	-0/+0.15	-0/+1.5	max.	min.	min.	-

Tape and Reel Packing - Diodes

General

Packing quantities

Table 6 shows the packing quantities for a single box for each package style.

Table 6 Packing quantities per package with relevant ordering code

PACKAGE	PACKING QUANTITY	ORDERING CODE ENDING	KIND OF PACKING	REEL DIAMETER (mm/inch)
SOD110	3000	115	8 mm tape and reel	180/7
	10000	135	8 mm tape and reel	330/13
SOD323	3000	115	8 mm tape and reel	180/7
	10000	135	8 mm tape and reel	286/11¼
SOD523	3000	115	8 mm tape and reel	180/7
	10000	135	8 mm tape and reel	286/11¼

Tape and Reel Packing - Diodes


General

LEADED DEVICES

Axial diodes

Axial diodes are available on tape according to IEC 286-1. They are most suitable for use in automatic insertion machines, cutting and forming tools, and are supplied on reels or in boxes (ammopacks).

TAPE SPECIFICATION



Dimensions in mm.

The red tape indicates the cathode terminal of the diode.

The cumulative space (S) measured over ten spacings is 50 ± 2 mm; for 26 mm tape, this is 100 ± 2 mm for 20 spaces.

The diodes are centered so that $L_1 - L_2 \leq 1.2$ mm.

A black marker is printed on the white tape of the bandolier to mark every 50 diodes.

The axial tape specification is compatible with automatic insertion equipment from Universal, U.S.M. (Dynapert) and M.E.I. (Panaset).

Notes

(1) Displacement between any two diodes: maximum 0.4 mm for SOD68 (DO-34).

(2) No protruding leads.

(3) For 26 mm tape, this dimension is $26 + 1.5/-0$ mm.

Fig.5 Tape specification for axial diodes.

Tape and Reel Packing - Diodes

General

REEL SPECIFICATION




Fig.6 Reel specification for axial diodes.


Table 7 Reel width

TAPE WIDTH (mm)	SYMBOL	
	C (mm)	D (mm)
26	40	50
53	70	80
58	75	85

Tape and Reel Packing - Diodes

General

AMMOPACK SPECIFICATION



For dimensions see Table 8.

Fig.7 Ammopack specification for axial diodes.

Packing quantities

Table 8 Packing quantities per package with relevant ordering code

PACKAGE	PACKING QUANTITY	ORDERING CODE ENDING	KIND OF PACKING	REEL DIAM. or BOX SIZE (mm/inch)
SOD68 (DO-34)	10000	113	53 mm tape and reel	356/14
	10000	133	53 mm tape, ammopack	263 × 73 × 102

Tape and Reel Packing - FETs

General

TAPE AND REEL PACKING

Tape and reel packing meets the feed requirements of automatic pick and place equipment (packing conforms to IEC publication 286-2 and 286-3). Additionally, the tape is an ideal shipping container.

Packing (TO-92 leaded types)

The transistors are supplied on tape in boxes (ammopack) or on reels. The number per reel and per ammpack is

2000. The ammpack has 80 layers of 25 transistors each. Each layer contains 25 transistors, plus one empty position in order to fold the layer correctly. The ammpack is accessible from both sides, enabling the user to choose between 'normal' (see Fig.2) and 'reverse' tape. 'Normal' is indicated by a plus sign (+) on the ammpack and 'reverse' by a minus sign (-). In the European version, the leading pin is the source.




Fig.1 TO-92 transistors on tape.

Tape and Reel Packing - FETs

General

Table 1 Tape specification (TO-92 leaded types)

SYMBOL	DIMENSION	SPECIFICATIONS					REMARKS
		MIN.	NOM.	MAX.	TOL.	UNIT	
A ₁	body width	4	—	4.8	—	mm	
A	body height	4.8	—	5.2	—	mm	
T	body thickness	3.5	—	3.9	—	mm	
P	pitch of component	—	12.7	—	±1	mm	
P ₀	feed hole pitch	—	12.7	—	±0.3	mm	
	cumulative pitch error	—	—	—	±0.1		note 1
P ₂	feed hole centre to component centre	—	6.35	—	±0.4	mm	to be measured at bottom of clinch
F	distance between outer leads	—	5.08	—	+0.6/–0.2	mm	
Δh	component alignment	—	0	1	—	mm	at top of body
W	tape width	—	18	—	±0.5	mm	
W ₀	hold-down tape width	—	6	—	±0.2	mm	
W ₁	hole position	—	9	—	+0.7/–0.5	mm	
W ₂	hold-down tape position	—	0.5	—	±0.2	mm	
H ₀	lead wire clinch height	—	16.5	—	±0.5	mm	
H ₁	component height	—	—	23.25	—	mm	
L	length of snapped leads	—	—	11	—	mm	
D ₀	feed hole diameter	—	4	—	±0.2	mm	
t	total tape thickness	—	—	1.2	—	mm	t ₁ = 0.3 to 0.6
F ₁ , F ₂	lead-to-lead distance	—	—	—	+0.4/–0.2	mm	
H ₂	clinch height	—	—	—	—	mm	
(p)	pull-out force	6	—	—	—	N	

Note

1. Measured over 20 devices.

Dropouts


A maximum of 0.5% of the specified number of transistors in each packing may be missing. Up to 3 consecutive components may be missing provided the gap is followed by 6 consecutive components.

Tape splicing

Splice the carrier tape on the back and/or front so that the feed hole pitch (P₀) is maintained (see Figs 1 and 3).

Tape and Reel Packing - FETs

General



Dimensions in mm.

Fig.2 Dimensions of reel and box.

Tape and Reel Packing - FETs

General





Fig.3 Joining tape with splicing patch.



Dimensions in mm.

(1) Terminal dimensions within this zone are uncontrolled to allow for flow of plastic and terminal irregularities.

Fig.4 TO-92 with straight leads.

Tape and Reel Packing - FETs

General




Fig.5 TO-92 with delta pinning.

Packing SMD types

Table 2 Packing quantities per reel (SMD types)

PACKAGE	180 mm REEL	330 mm REEL
SOT23	3000	10000
SOT143	3000	10000
SOT143R	3000	10000
SOT323	3000	10000
SOT343R	3000	10000
SOT363	3000	10000

Tape and Reel Packing - FETs

General




Table 3 Carrier tape widths for packages

CARRIER TAPE
8 mm
SOT23
SOT143(R)
SOT323
SOT343(R)
SOT363

Tape and Reel Packing - FETs


General

Table 4 SMD packages: tape dimensions (in mm)

DIMENSION (Fig.6)	CARRIER TAPE		TOLERANCE
	8 mm	12 mm	
Overall dimensions			
W	8.0	12.0	±0.2
K	<1.5	<2.4	–
G	>0.75	>0.75	–
Sprocket holes; note 1			
D ₀	1.5	1.5	+0.1/–0
E	1.75	1.75	±0.1
P ₀	4.0	4.0	±0.1
Relative placement compartment			
P ₂	2.0	2.0	±0.1
F	3.5	5.5	±0.05
Compartment			
A ₀	Compartment dimensions depend on package size. Maximum clearance between device and compartment is 0.3 mm; the minimum clearance ensures that the device is not totally restrained within the compartment.		
B ₀			
B ₁			
K ₀			
D ₁	>1.0	>1.5	–
P	4.0	8.0	±0.1
θ	<15°	<15°	–
Cover tape; note 2			
W ₁	<5.4	<9.5	–
T ₁	<0.1	<0.1	–
Carrier tape			
W	8.0	12.0	±0.2
T	<0.2	<0.2	–
δ	<0.3	<0.3	–

Notes

1. Tolerance over any 10 pitches ±0.2 mm.
2. The cover tape shall not overlap the tape or sprocket holes.



For dimensions see Table 5.

Fig.7 Reel specification.

Table 5 Reel dimensions (in mm)

DIMENSION (see Fig.7)	8 mm TAPE	12 mm TAPE	TOLERANCE
Flange			
A	180 ⁽¹⁾ – 286 or 330	180 or 330	±0.5
t	1.5	1.5	+0.5/-0.1
W	8.4	12.4	18.0+0.2
Hub			
B	62	62	±1.5
C	12.75	12.75	+0.15/-0.2
Key slot			
E	2	2	±0.2
U	4	4	±0.5
O	120°	120°	—

Note

1. Large reel diameter depends on individual package (286 or 350).

Mounting and Soldering

General

MOUNTING AND SOLDERING

Mounting methods

There are two basic forms of electronic component construction, those with leads for through-hole mounting and microminiature types for surface mounting (SMD). Through-hole mounting gives a very rugged construction and uses well established soldering methods. Surface mounting has the advantages of high packing density plus high-speed automated assembly. Surface mounting techniques are complex and this chapter gives only a simplified overview of the subject.

Although many electronic components are available as surface mounting types, some are not and this often leads to the use of through-hole as well as surface mounting components on one substrate (a mixed print). The mix of components affects the soldering methods that can be applied. A substrate having SMDs mounted on one or both sides but no through-hole components is likely to be suitable for reflow or wave soldering. A double sided mixed print that has through-hole components and some SMDs on one side and densely packed SMDs on the other normally undergoes a sequential combination of reflow and wave soldering. When the mixed print has only through-hole components on one side and all SMDs on the other, wave soldering is usually applied.

Reflow soldering

SOLDER PASTE

Most reflow soldering techniques utilize a paste that is a mixture of flux and solder. The solder paste is applied to the substrate before the components are placed. It is of sufficient viscosity to hold the components in place and, therefore, an application of adhesive is not required. Drying of the solder paste by preheating increases the viscosity and prevents any tendency for the components to become displaced during the soldering process. Preheating also minimizes thermal shock and drives off flux solvents.

Screen printing

This is the best high-volume production method of solder paste application. An emulsion-coated, fine mesh screen with apertures etched in the emulsion to coincide with the surfaces to be soldered is placed over the substrate. A squeegee is passed across the screen to force solder paste through the apertures and on to the substrate. The layer thickness of screened solder paste is usually between 150 and 200 μm .

Stencilling

In this method a stencil with etched holes to pass the paste is used. The thickness of the stencil determines the amount of amount of solder paste that is deposited on the substrate. This method is also suited to high-volume work.

Dispensing

A computer-controlled pressure syringe dispenses small doses of paste to where it is required. This method is mainly suitable for small production runs and laboratory use.

Pin transfer

A pin picks up a droplet of solder paste from a reservoir and transfers it to the surface of the substrate or component. A multi-pin arrangement with pins positioned to match the substrate is possible and this speeds up the process time.

REFLOW TECHNIQUES

Thermal conduction

The prepared substrates are carried on a conveyor belt, first through a preheating stage and then through a soldering stage. Heat is transferred to the substrate by conduction through the belt. Figure 1 shows a theoretical time/temperature relationship for thermal conduction reflow soldering. This method is particularly suited to thick film substrates and is often combined with infrared heating.

Mounting and Soldering

General

Infrared

An infrared oven has several heating elements giving a broad spectrum of infrared radiation, normally above and below a closed loop belt system. There are separate zones for preheating, soldering and cooling. Dwell time in the soldering zone is kept as short as possible to prevent damage to components and substrate. A typical heating profile is shown in Fig.2. This reflow method is often applied in double-sided prints.

Vapour phase

A substrate is immersed in the vapours of a suitable boiling liquid. The vapours transfer latent heat of condensation to the substrate and solder reflow takes place. Temperature is controlled precisely by the boiling point of the liquid at a given pressure. Some systems employ two vapour zones, one above the other. An elevator tray, suspended from a hoist mechanism passes the substrate vertically through the first vapour zone into the secondary soldering zone and then hoists it out of the vapour to be cooled. A theoretical time/temperature relationship for this method is shown in Fig.3.




Fig.1 Theoretical time / temperature curve for a typical thermal conductive reflow cycle.




Fig.2 Typical temperature profile of an infrared oven operating at a belt speed of 0.41 mm / min.




Fig.3 Theoretical time / temperature curve relationship for dual vapour reflow soldering.

Mounting and Soldering

General

Wave soldering

This soldering technique is not recommended for SOT89.

ADHESIVE APPLICATION

Since there are no connecting wires to retain them, leadless and short-leaded components are held in place with adhesive for wave soldering. A spot of adhesive is carefully placed between each SMD and the substrate. The adhesive is then heat-cured to withstand the forces of the soldering process, during which the components are fully immersed in solder. There are several methods of adhesive application.

Pin transfer method

A pin is used to transfer a droplet of adhesive from a reservoir to a precise position on the surface where it is required. The size of the droplet depends on pin diameter, depth to which the pin is dipped in the reservoir, rheology of the adhesive, and the temperature of adhesive and surrounds. The pin can be part of a pin array (bed of nails) that corresponds exactly with the required adhesive positions on the substrate. With this method, adhesive can be applied to the whole of one side of a substrate in one operation and is therefore suitable for high-volume production and can be used with pre-loaded mixed prints.

Alternatively, pins can be used to transfer adhesive to the components before they are placed on the substrate. This adds flexibility to production runs where variations in layout must be accommodated.

Screen printing method

A fine mesh screen is coated with emulsion except in the positions where the adhesive is required to pass. The screen is placed on the substrate and a squeegee passing across it forces adhesive through the uncoated parts of the screen. The amount of adhesive printed-through depends on the size of the uncoated screen areas, the thickness of the screen coating, the rheology of the adhesive and various machine parameters. With this method, the substrate must be flat and pre-loaded mixed prints cannot be accommodated.

Pressure syringe method

A computer-controlled syringe dispenses adhesive from an enclosed reservoir by means of pulses of compressed air. The adhesive dot size depends on the size of the syringe nozzle, the duration and pressure of the pulsed air and the viscosity of the adhesive. This method is most

suited to low volume production. An advantage is the flexibility provided by computer programmability.

FLUXING

The quality of the soldered connections between components and substrate is critical for circuit performance and reliability. Flux promotes solderability of the connecting surfaces and is chosen for the following attributes:

- removal of surface oxides
- prevention of reoxidation
- transference of heat from source to joint area
- residue that is non-corrosive or, if residue is corrosive, should be easy to clean away after soldering
- ability to improve wettability (readiness of a metal surface to form an alloy at its interface with the solder) to ensure strong joints with low electrical resistance
- suitability for the desired method of flux application.

In wave soldering, liquified flux is usually applied as a foam, a spray or in a wave.

Foam

Flux foam is made by forcing low-pressure, water-free clean air through an aerator immersed in liquid flux. Fine bubbles of flux are directed onto the substrate/component surfaces where they burst and form a thin, even layer. The flux also penetrates any plated-through holes. The flux has to be chosen for its foaming capabilities.

Spray

Several methods of spray fluxing exist, the most common involves a mesh drum rotating in liquid flux. Air is blown into the drum which, when passing through the fine mesh, directs a spray of flux onto the underside of the substrate. The amount of flux deposited is controllable by the speed of the substrate passing through the spray, the speed of rotation of the drum and the density of the flux.

Wave

A wave fluxer creates a double flowing wave of liquid flux which adheres to the surface as the substrate passes through. Wave height control is essential and a soft wipe-off brush is usually incorporated to remove excess flux from the substrate.

Mounting and Soldering

General

PRE-HEATING

Pre-heating of the substrate and components is performed immediately before soldering. This reduces thermal shock as the substrate enters the soldering process, causes the flux to become more viscous and accelerates the chemical action of the flux and so speeds up the soldering action.



SOLDERING

Wave soldering is usually the best method to use when high throughput rates are required. The single-wave soldering principle (see Fig.4) is the most straight forward method and can be used on simple substrates with two-terminal SMD components. More complex substrates with increased circuit density and closer spacing of conductors can pose the problems of nonwetting (dry joints) and solder bridging. Bridging can occur across the closely spaced leads of multi-leaded devices as well as across adjacent leads on neighbouring components. Nonwetting is usually caused by components with plastic bodies. The plastic is not wetted by solder and creates a depression in the solder wave, which is augmented by surface tension. This can cause a shadow behind the component and prevent solder from reaching the joint surfaces. A smooth laminar solder wave is required to

avoid bridging and a high pressure wave is needed to completely cover the areas that are difficult to wet. These conflicting demands are difficult to attain in a single wave but dual wave techniques go a long way in overcoming the problem.

In a dual wave machine (see Fig.5), the substrate first comes into contact with a turbulent wave which has a high vertical velocity. This ensures good solder contact with both edges of the components and prevents joints from being missed. The second smooth laminar wave completes the formation of the solder fillet, removes excess solder and prevents bridging. Figure 6 indicates the time/temperature relationship measured at the soldering site in dual wave soldering.

New methods of wave soldering are developing continually. For example, the Omega System is a single wave agitated by pulses, which combines the functions of smoothness and turbulence. In another, a lambda wave injects air bubbles in the final part of the wave. A further innovation is the hollow jet wave in which the solder wave flows in the opposite direction to the substrate.







Fig.6 Typical time-temperature curve measured at the soldering site.

Footprint design

The footprint design of a component for surface mounting is influenced by many factors:


- features of the component, its dimensions and tolerances
- circuit board manufacturing processes
- desired component density
- minimum spacing between components
- circuit tracks under the component
- component orientation (if wave soldering)
- positional accuracy of solder resist to solder lands
- positional accuracy of solder paste to solder lands (if reflow soldering)
- component placement accuracy
- soldering process parameters
- solder joint reliability parameters.

SOD110 FOOTPRINTS



Dimensions in mm.
Placement accuracy: ± 0.25 mm.


Fig.7 Reflow soldering footprint for SOD110; typical dimensions.



Dimensions in mm.
Placement accuracy: ± 0.25 mm.


Fig.8 Wave soldering footprint for SOD110; typical dimensions.

SOD323 FOOTPRINTS



Dimensions in mm.
Placement accuracy: ± 0.25 mm.

Fig.9 Reflow soldering footprint for SOD323 (SC-76); typical dimensions.




Dimensions in mm.
Placement accuracy: ± 0.25 mm.

Fig.10 Wave soldering footprint for SOD323 (SC-76); typical dimensions.

Mounting and Soldering

General

SOD523 FOOTPRINTS



Dimensions in mm.


Placement accuracy: ± 0.25 mm.

Fig.11 Reflow soldering footprint for SOD523; typical dimensions.

Mounting and Soldering

General


SOT23 FOOTPRINTS



Dimensions in mm.

Placement accuracy: ± 0.25 mm.

Fig.12 Reflow soldering footprint for SOT23; typical dimensions.



Dimensions in mm.



Placement accuracy: ± 0.25 mm.

Fig.13 Wave soldering footprint for SOT23; typical dimensions.


Mounting and Soldering

General

SOT143/SOT143R FOOTPRINTS




SOT323 FOOTPRINTS



Dimensions in mm.
Placement accuracy: ± 0.25 mm.

Fig.16 Reflow soldering footprint for SOT323; typical dimensions.




Dimensions in mm.
Placement accuracy: ± 0.25 mm.

Fig.17 Wave soldering footprint for SOT323; typical dimensions.

Mounting and Soldering


General

SOT343 FOOTPRINTS



Dimensions in mm.
Placement accuracy: ± 0.25 mm.

Fig.18 Reflow soldering footprint for SOT343; typical dimensions.




Dimensions in mm.
Placement accuracy: ± 0.25 mm.

Fig.19 Wave soldering footprint for SOT343; typical dimensions.

Mounting and Soldering

General


SOT363 FOOTPRINTS



Dimensions in mm.

Placement accuracy: ± 0.25 mm.

Fig.20 Reflow soldering footprint for SOT363; typical dimensions.



Dimensions in mm.

Placement accuracy: ± 0.25 mm.

Fig.21 Wave soldering footprint for SOT363; typical dimensions.

Mounting and Soldering

General

Hand soldering microminiature components

It is possible to solder microminiature components with a light-weight hand-held soldering iron, but this method has obvious drawbacks and should be restricted to laboratory use and/or incidental repairs on production circuits:

- hand-soldering is time-consuming and therefore expensive.
- the component cannot be positioned accurately and the connecting tags may come into contact with the substrate and damage it.
- there is a risk of breaking the substrate and internal connections in the component could be damaged.
- the component package could be damaged by the iron.

Thermal Considerations - Diodes

General

THERMAL CONSIDERATIONS - DIODES

Thermal resistance

Circuit performance and long-term reliability are affected by the temperature of the die. Normally, both are improved by keeping the die temperature (junction temperature) low.

Electrical power dissipated in any semiconductor device is a source of heat. This increases the temperature of the die about some reference point, normally an ambient temperature of 25 °C in still air. The extent of increase in temperature depends on the amount of power dissipated in the device and the net thermal resistance between the heat source and the reference point. This can be expressed with the following formula:

$$\Delta T_j = P_{\text{tot}} \times R_{\text{th}(j-a)}$$

where:

ΔT_j is the increase in junction temperature

P_{tot} is the total power generated in the device

$R_{\text{th}(j-a)}$ is the thermal resistance from junction to ambient.

Surface mount devices

Heat transfer can occur by radiation, conduction and convection. Surface mount devices lose most of their heat by conduction when mounted on a substrate. Referring to Fig.1, heat conducts from its source (the junction) via the package leads and soldered connections to the substrate. Some heat radiates from the package into the surrounding air, where it is dispersed by convection or by forced cooling air. Heat that radiates from the substrate is dispersed in the same way.

The thermal resistance for surface mounted devices therefore, can be expressed as:

$$R_{\text{th}(j-a)} = R_{\text{th}(j-tp)} + R_{\text{th}(tp-a)} \quad (\text{see Fig.2})$$

where:


$R_{\text{th}(j-a)}$ is the thermal resistance from junction to ambient

$R_{\text{th}(j-tp)}$ is the thermal resistance from junction to tie-point

$R_{\text{th}(tp-a)}$ is the thermal resistance from tie-point to ambient.

The $R_{\text{th}(j-tp)}$ value is essentially independent of external mounting method and cooling air, but is sensitive to the materials used in the package construction, the die bonding method and the die area, all of which are fixed.

The $R_{\text{th}(tp-a)}$ value depends on the shape and material of the tracks and substrate. For all package types these values are given in Table 1 for mounting on (FR4) printed-circuit board with small pad area. For other pad areas and printed-circuit board configurations see Fig.3.



Heat radiates from the package (1) to ambient.
Heat conducts via leads (2), solder joints (3) to the substrate (4).

Fig.1 Heat losses.

The maximum power handling capability ($P_{\text{tot(max)}}$) is given by:

$$P_{\text{tot(max)}} = \frac{(T_{j(\text{max})} - T_{\text{amb}})}{R_{\text{th}(j-a)}}$$

where:

$T_{j(\text{max})}$ is the maximum junction temperature

T_{amb} is the ambient temperature.

Calculating this maximum power handling capability we have to take into account the maximum junction temperature of the particular device, the maximum temperature of the solder joints (110 °C for long time reliability) and the ambient temperature. Dependent on the ratio of the component parts of the thermal resistance, it will be possible that the junction temperature or the temperature of the solder joints (T_{tp}) will be the limiting factor. This can be shown in the following example for the SOT23 package mounted on FR4 printed-circuit board.

EXAMPLE FOR THE SOT23 PACKAGE

$$\begin{aligned} P_{\text{tot(max)}} &= \frac{(T_{j(\text{max})} - T_{\text{amb}})}{R_{\text{th}(j-a)}} \\ &= \frac{(150^\circ\text{C} - 25^\circ\text{C})}{500 \text{ K/W}} = 0.25 \text{ W} \end{aligned}$$

$$\begin{aligned} T_{\text{tp}} &= T_{\text{amb}} + P_{\text{tot(max)}} \times R_{\text{th}(tp-a)} \\ &= 25^\circ\text{C} + 0.25 \text{ W} \times 150 \text{ K/W} = 62.5^\circ\text{C} \end{aligned}$$

This is below 110 °C, so $T_{j(\text{max})}$ is the limiting factor.

Thermal Considerations - Diodes

General




Fig.2 Representation of thermal resistance paths for a surface mounted diode.




Fig.3 Thermal resistance ($R_{th(tp-a)}$) as a function of FR4 printed-circuit board pad area.

Table 1 Thermal resistance values and maximum power handling capability of surface mount packages

PACKAGE	$R_{th(j-a)}$ (K/W)	$R_{th(j-tp)}$ (K/W)	$R_{th(tp-a)}$ (K/W)	$P_{tot(max)}$ (W)
SOD110	315	165	150	0.40
SOD323	625	475	150	0.20
SOT23	500	350	150	0.25
SOT143	500	350	150	0.25

Thermal Considerations - FETs

General

THERMAL CONSIDERATIONS

Thermal resistance

Circuit performance and long-term reliability are affected by the temperature of the transistor die. Normally, both are improved by keeping the die temperature (junction temperature) low.

Electrical power dissipated in any semiconductor device is a source of heat. This increases the temperature of the die about some reference point, normally an ambient temperature of 25 °C in still air. The size of the increase in temperature depends on the amount of power dissipated in the circuit and the net thermal resistance between the heat source and the reference point.

Devices lose most of their heat by conduction when mounted on a printed board, a substrate or heatsink. Referring to Fig.1 (for surface mounted devices mounted on a substrate), heat conducts from its source (the junction) via the package leads and soldered connections to the substrate. Some heat radiates from the package into the surrounding air where it is dispersed by convection or by forced cooling air. Heat that radiates from the substrate is dispersed in the same way.

The elements of thermal resistance shown in Fig.2 are defined as follows:


- $R_{th\ j-mb}$ thermal resistance from junction to mounting base
- $R_{th\ j-c}$ thermal resistance from junction to case
- $R_{th\ j-s}$ thermal resistance from junction to soldering point
- $R_{th\ s-a}$ thermal resistance from soldering point to ambient
- $R_{th\ c-a}$ thermal resistance from case to ambient ($R_{th\ s-a}$ and $R_{th\ c-a}$ are the same for most packages)
- $R_{th\ j-a}$ thermal resistance from junction to ambient.

The temperature at the junction depends on the ability of the package and its mounting to transfer heat from the junction region to the ambient environment. The basic relationship between junction temperature and power dissipation is:

$$\begin{aligned} T_{j\ max} &= T_{amb} + P_{tot\ max} (R_{th\ j-s} + R_{th\ s-a}) \\ &= T_{amb} + P_{tot\ max} (R_{th\ j-a}) \end{aligned}$$

where:

- $T_{j\ max}$ is the maximum junction temperature
- T_{amb} is the ambient temperature



Heat radiates from the package '1' to ambient.
Heat conducts via leads '2', solder joints '3' to the substrate '4'.

Fig.1 Heat losses.




Fig.2 Representation of thermal resistance paths of a device mounted on a substrate or printed board.

$P_{tot\ max}$ is the maximum power handling capability of the device, including the effects of external loads when applicable.

In the expression for $T_{j\ max}$, only T_{amb} and $R_{th\ s-a}$ can be varied by the user. The package mounting technique and the flow of cooling air are factors that affect $R_{th\ s-a}$. The device power dissipation can be controlled to a limited extent but under recommended usage, the supply voltage and circuit loading dictate a fixed power maximum. The $R_{th\ j-s}$ value is essentially independent of external mounting method and cooling air; but is sensitive to the materials used in the package construction, the die bonding method and the die area, all of which are fixed.

Thermal Considerations - FETs

General

Values of $T_{j\max}$ and $R_{th\ j-s}$, or $R_{th\ j-c}$ or $R_{th\ j-a}$ are given in the device data sheets. For applications where the temperature of the case is stabilized by a large or temperature-controlled heatsink, the junction temperature can be calculated from

$$T_j = T_{\text{case}} + P_{\text{tot}} \times R_{\text{th j-c}} \text{ or, using the soldering point definition, from } T_j = T_{\text{solder}} + P_{\text{tot}} \times R_{\text{th j-s}}.$$

Thermal resistance ($R_{th\ s-a}$ and $R_{th\ c-a}$)

The thermal resistance from soldering point to ambient (SMDs), and that from case to ambient depends on the mounting technique, the shape and material of the tracks and substrate. Standard mounting conditions to set the maximum power ratings of the various packages are shown in Figs 3 to 6. Each figure shows single-sided 35 μm copper-clad epoxy fibre-glass print, 1.5 mm thick, the tracks are fully solder-tinned and the shaded areas shown are copper or ceramic (Al_2O_3) 0.7 mm thick.

R_{th s-a} for SMDs mounted on ceramic substrate


The thermal resistance R_{th-s-a} for devices in SOT143 and 223 packages mounted on ceramic substrate is a function of the substrate area as shown in Fig.8.

The thermal resistance $R_{th\ j-a}$ can then be calculated by:

$$R_{th\ j-a} \text{ (substrate)} = R_{th\ j-a} \text{ (PCB)} - R_{th\ s-a} \text{ (PCB)} + R_{th\ s-a} \text{ (substrate)}$$


The $R_{th\ s-a}$ (PCB) is:

SOT23 and SOT143 150 K/W.




Dimensions in mm.

Fig.3 Standard mounting conditions for SOT23.




Dimensions in mm.

Fig.4 Standard mounting conditions for SOT143.



Dimensions in mm.

Fig.5 Standard mounting conditions for SOT54, higher dissipation option.



Dimensions in mm.

Fig.6 Standard mounting conditions for SOT54.

Thermal Considerations - FETs

General




Fig.7 Thermal resistance ($R_{th\ j-a}$) as a function of FR4 epoxy fibre-glass circuit board.




Fig.8 Thermal resistance ($R_{th\ s-a}$) as a function of area of ceramic substrate.

Handling MOS devices

General

HANDLING MOS DEVICES⁽¹⁾

Electrostatic charges

Electrostatic charges can exist in many things; for example, man-made-fibre clothing, moving machinery, objects with air blowing across them, plastic storage bins, sheets of paper stored in plastic envelopes, paper from electrostatic copying machines, and people. The charges are caused by friction between two surfaces, at least one of which is non-conductive. The magnitude and polarity of the charges depend on the different affinities for electrons of the two materials rubbing together, the friction force and the humidity of the surrounding air.

Electrostatic discharge is the transfer of an electrostatic charge between bodies at different potentials and occurs with direct contact or when induced by an electrostatic field. Our devices **can** be damaged if the following precautions are not taken.

Work station

Figure 1 shows a working area suitable for safely handling electrostatic sensitive devices. It has a work bench, the surface of which is conductive or covered by an antistatic sheet. Typical resistivity for the bench surface is between 1 and 500 k Ω per cm². The floor should also be covered with antistatic material.

The following precautions should be observed:

- Persons at a work bench should be earthed via a wrist strap and a resistor.
- All mains-powered electrical equipment should be connected via an earth leakage switch.
- Equipment cases should be earthed.
- Relative humidity should be maintained between 50 and 65%.
- An ionizer should be used to neutralize objects with immobile static charges.

Receipt and storage

Our devices are packed for dispatch in antistatic/conductive containers, usually boxes, tubes or blister tape. The fact that the contents are sensitive to electrostatic discharge is shown by warning labels on both primary and secondary packing.

The devices should be kept in their original packing whilst in storage. If a bulk container is partially unpacked, the unpacking should be performed at a protected work station. Any devices that are stored temporarily should be packed in conductive or antistatic packing or carriers.

Assembly

The devices must be removed from their protective packing with earthed component pincers or short-circuit clips. Short-circuit clips must remain in place during mounting, soldering and cleansing/drying processes. Do not remove more devices from the storage packing than are needed at any one time. Production/assembly documents should state that the product contains electrostatic sensitive devices and that special precautions need to be taken.

All tools used during assembly, including soldering tools and solder baths, must be earthed. All hand tools should be of conductive or antistatic material and, where possible, should not be insulated.


Measuring and testing of completed circuit boards must be done at a protected work station. Place the soldered side of the circuit board on conductive or antistatic foam and remove the short-circuit clips. Remove the circuit board from the foam, holding the board only at the edges. Make sure the circuit board does not touch the conductive surface of the work bench. After testing, replace the circuit board on the conductive foam to await packing.

Assembled circuit boards should be handled in the same way as unmounted devices. They should also carry warning labels and be packed in conductive or antistatic packing.

(1) These products are supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport and handling. For further information, refer to Philips specs.: SNW-EQ-608, SNW-FQ-302A and SNW-FQ-302B.

Handling MOS devices

General



- (1) Earthing rail.
- (2) Resistor ($500\text{ k}\Omega \pm 10\%$, 0.5 W).
- (3) Ionizer.
- (4) Work bench.
- (5) Chair.
- (6) Wrist strap.
- (7) Electrical equipment.
- (8) Conductive surface/antistatic sheet.
- (9) Antistatic floor.

Fig.1 Protected work station.

IDEAS FOR DESIGN

	page
JFET constant-current sources	74
JFET source followers and amplifiers	75
JFET voltage controlled resistors	76
MOS-FET analog switches	77

Small-signal Field-effect Transistors

Ideas for design

JFET CONSTANT-CURRENT SOURCES

The simplest JFET current source is shown in Fig. 1. The JFET has been selected rather than a MOS-FET because it does not require gate bias (depletion mode). The current will be reasonably constant for a V_{DS} larger than several volts. However, because of I_{DSS} spread, the current is unpredictable. This can be seen, for example, with the 2N5484 which has a specified I_{DSS} of 1 to 5 mA. The circuit is attractive because of its simplicity. (Current regulator diodes are JFETs with the gate tied to the source, sorted according to current).

With a small variation this circuit gives an adjustable current source (see Fig.2). Resistor R back-biases the gate by $V = I_D \times R$, thus reducing I_D . The value of R can be calculated from the I_D/V_G characteristic for that particular JFET. This circuit makes it possible to set the current (must be less than I_{DSS}) as well as to make this current more predictable.

A JFET current source always shows some variation of output current with output voltage because of its finite output impedance, even if built with source resistor.

An improvement can be made by using a second JFET to hold the drain-source voltage of the current source constant (see Fig.3). The JFET Q2 has a larger I_{DSS} and is connected in series with the current source. It passes the (constant) drain current from Q1 through to the load, whilst holding the drain at Q1 at a fixed voltage; namely the gate-source voltage that makes Q2 operate at the same current as Q1. Q2 therefore shields Q1 from voltage swings at its output, and since Q1 is not subject to drain voltage variations, it provides constant current.




Fig.1 Simple JFET current source.




Fig.2 Adjustable JFET current source.




Fig.3 Adjustable JFET current source with high output impedance.

Small-signal Field-effect Transistors

Ideas for design

JFET SOURCE FOLLOWERS AND AMPLIFIERS

There are normally three major considerations to be taken into account when designing amplifiers: voltage gain, distortion and noise, and the importance of each of these depends on the application. This is also true for the type of circuit configuration used. There are three basic circuit configurations for JFETs:

- Common source configuration (CSC)
- Common gate configuration (CGC)
- Common drain configuration (CDC).

The choice of circuit configuration depends on the design requirements with respect to:

- Input impedance (high in CSC and CDC)
- Impedance matching to signal source and load
- Distortion (lowest in CGC).

Common-drain amplifiers, or source followers, and common-source amplifiers are analogous to emitter followers and common-emitter amplifiers in bipolar transistors. However, the absence of DC gate current makes it possible to realize very high input impedances. Such amplifiers are essential when dealing with the high-impedance signal sources encountered in measurement and instrumentation.

It is convenient to use a self-biasing scheme with a single gate-biasing resistor to ground.

Figure 4 shows a source follower, Fig.5 a common-source amplifier. The gate-biasing resistor can be quite large (at least 1 M Ω), because the gate leakage current is in the order of nA.

Matched FETs can be used to construct high input impedance front-end stages for bipolar differential amplifiers, op-amps and comparators.

There are many applications in which the signal source impedance is intrinsically high, e.g. capacitor microphones, pH probes, charged particle detectors, or microelectrode signals in biology and medicine. In these cases a FET input stage is ideal.

Within some circuits there are situations where the following stage must draw little or no current. Common examples are analog 'sample and hold' and 'peak detector' circuits, in which the level is stored in a capacitor and will 'droop' if the next amplifier draws significant input current. In all these applications the negligible input current of a FET is an important feature.




Fig.4 JFET source follower circuit.




Fig.5 Common-source amplifier circuit.

Small-signal Field-effect Transistors

Ideas for design

JFET VOLTAGE CONTROLLED RESISTORS

Under certain biasing conditions, the on-resistance of the JFET is a function of the gate source voltage alone, so that the JFET will behave as an almost pure ohmic resistor.

Figure 6 shows the output characteristics of a PMBF4416 for relatively small positive and negative values of V_{DS} in the linear or triode region, where $V_{DS} < V_{GS} - V_{GSth}$. It can be seen that all characteristics pass through the origin (no offset) and are symmetrical and relatively linear. This means that the JFET can be used as a variable resistance in voltage controlled attenuators, analog multipliers, amplitude modulators, bandwidth controlled filters, automatic gain control circuits, and so on.

The channel resistance in the linear region is the inverse of the transconductance in the saturated region:

$$R_{DS} = 1/g_m \text{ at a given } V_{GS}.$$

In the first quadrant, the boundaries are set by $V_{GS} = 0$ and $V_{GD} = -V_{GSth}$, in the third quadrant by $V_{GS} = -V_{GSth}$ and $V_{GD} = 0$.

In the first quadrant, as V_{DS} increases towards $V_{DSsat} = V_{GS} - V_{GSth}$, the value of R_{DSon} changes, causing distortion in voltage-controlled-resistor circuits. The same thing happens in the third quadrant, as the negative drain voltage exceeds the negative gate voltage and causes the gate-channel diode to start conducting.

This signal distortion must be as low as possible, while at the same time a large signal handling capability is desirable. The linearity can be improved by means of feedback from the drain to the gate (see Fig.7).

Now, part of the drain signal is applied to the gate. In the case of a positive V_{DS} signal, this reduces the gate voltage, increasing the drain current and pushing the bias line into the more linear part of the operating region.

When V_{DS} is negative, V_{GS} will go more negative, causing a reduction in drain current. This reduces the conduction of the gate channel diode, resulting in a more linear bias line.

The value of $R1$ and $R2$ should be equal, to maintain symmetry between the first and third quadrants.

Feedback is essential for a reasonably linear characteristic, and high values of I_{DSS} and V_{GSth} are preferred.




Fig.6 Output characteristics; PMBF4416.




Fig.7 JFET voltage controlled resistor.

Small-signal Field-effect Transistors

Ideas for design

MOS-FET ANALOG SWITCHES

The combination of low on-resistance, extremely high off-resistance, low leakage current and low capacitance, makes FETs, particularly lateral MOS-FETs, ideal as voltage-controlled switching elements for analog signals.

Like mechanical switches, the FET switch is a bi-directional device; signals can go either way through it.

The circuit as shown in Fig.8 will switch signals in the -10 to $+10$ V range if the gate has been driven from -15 V (off) to $+15$ V (on); the body (back-gate) should then be tied to -15 V.

With any FET switch it is important to provide a load resistance in the 1 to 100 k Ω range in order to reduce capacitive feed-through of the input signal, that would otherwise occur during the off-state. If it is necessary to switch signals that may nearly reach the supply voltages, the simple N-channel switch shown in Fig.8 will not work, since the gate is not forward biased at the peak of the signal swing.

The solution is to use paralleled complementary MOS-FET switches (Fig.9). In this case the gate-drive is somewhat more complicated, since the N-channel FET needs to be positive biased with respect to the back-gate and the P-channel negative biased. This switch is also bidirectional; either terminal can be the input.

A useful application of FET analog switches is the 'multiplexer', a circuit that allows you to select any of several inputs, as specified by a control signal. The analog signal present on the selected input will be passed through to the output.

Because analog switches are bidirectional, an analog multiplexer is also a 'demultiplexer'; a signal can be fed into the output and will appear on the selected input.

Voltage-controlled analog switches form essential building blocks for op-amps, integrators, sample-and-hold circuits and peak detectors.

Another application is in switchable RC low-pass filters. A multiplexer is used to select one out of a series of resistors, or independent switches are used to select one or more resistors in parallel.

As stated before, a load resistor is necessary to reduce capacitive feed-through (cross-talk).

If a switch that has really low cross-talk performance is needed, the circuit shown in Fig.10 could be used. When switches Q1 and Q2 are off, Q3 is on and will prevent any capacitive feed-through.




Fig.8 MOS-FET analog switch.




Fig.9 Paralleled complementary MOS-FET switches.




Fig.10 MOS-FET analog switch with low cross talk performance.

APPLICATION INFORMATION

Application of Philips Dual-gate MOSFETs

Philips Semiconductors B.V.

Report nr. : RNR-34-99-F-0-326
Author : T.H. Uittenbogaard
Date : 26 - Apr. - 1999
Department : Development D&C-N

APPLICATION OF PHILIPS DUAL-GATE MOSFETS

1. INTRODUCTION

In Philips we have different types of Dual Gate Mosfets.
Our preferred types for use in T.V. tuners are:

the 12V types BF998, BF908, BF1100, (SOT143)
 BF998R, BF908R, BF1100R, (SOT143R)
 BF998WR, BF908WR, BF1100WR, (SOT343R)

the 9V types BF1100, BF1109, (SOT143)
 BF1100R, BF1109R, (SOT143R)
 BF1100WR, BF1109WR, (SOT343R)

and also for 9V the BF998, BF998R, BF998WR,
 BF908, BF908R and BF908WR
with somewhat worse performance compared to the 12V application.

and the 5V types BF904, BF909, BF1101, BF1105 (SOT143)
 BF904R, BF909R, BF1101R, BF1105R (SOT143R)
 BF904WR, BF909WR, BF1101WR, BF1105WR (SOT343R).

The types BF998((W)R) and BF908((W)R) have no integrated bias.

The types BF904((W)R), BF909((W)R), BF1100((W)R), and BF1101((W)R), have partly integrated bias and

the types BF1105((W)R), and BF1109((W)R), have fully integrated bias.

As a consequence the external bias circuits of the different Mosfets are different.

The BF998((W)R) and the BF904((W)R) are Mosfets with relatively low transferconductance ($Y_{fs \text{ typ: } 24 - 25 \text{ mS}}$) and capacitances ($C_{is \text{ typ: } 2.1 - 2.2 \text{ pF}}$).

The BF908((W)R) and the BF909((W)R) are Mosfets with relatively high transferconductance ($Y_{fs \text{ typ: } 43 \text{ mS}}$) and capacitances ($C_{is \text{ typ: } 3.1 - 3.6 \text{ pF}}$).

The BF1100((W)R), BF1101((W)R), BF1105((W)R) and the BF1109((W)R) are Mosfets with a transferconductance between the above mentioned values ($Y_{fs \text{ typ: } 28 - 31 \text{ mS}}$) and still with low capacitances ($C_{is \text{ typ: } 2.2 \text{ pF}}$).

The Mosfets were developed with different transferconductances to optimize them for different frequency ranges.

Application of Philips Dual-gate MOSFETs

2. GENERAL

In the introduction all the typenumbers and the different packages are mentioned.

The package has no influence on the d.c. biasing.

The influence of the package on the RF parameters (in the frequency area of T.V. tuners) is very small. Therefore in this report the application differences and examples will be given for the devices in the SOT143 package. This application information is also valid for the Mosfets in SOT143R and SOT343R

3. DC BIAS CIRCUITS

DC bias circuits for Mosfets without integrated bias.

We have two types of Mosfets without integrated bias, BF908 and BF998.

These Mosfets are depletion types. Depletion type Mosfets have negative pinch-off voltages.

In TVtuners AGC is necessary. For TV tuners no negative AGC voltages are available. Due to this it is necessary to lift up the Source voltage. Otherwise it is not possible to obtain maximum possible gain reduction. This lift up must be done with two resistors in the Source. For a.c. these resistors must be decoupled with a capacitor.

The nominal current of the BF998 is 10mA and that of the BF908 is 15mA.

This biasing is done with a voltage divider at Gate1.

Because there is no Gate1 current in the Mosfets the values of the resistors of the Gate1 voltage divider need to only relatively high ohmic.

The parallel connection of the 2 resistors must be higher than 10k Ω

The d.c circuit for biasing the Mosfets without integrated bias is than as given in Fig. 1 below.




Fig. 1: Principle of the bias circuit for Mosfets without integrated bias.

Application of Philips Dual-gate MOSFETs

As stated in the introduction the BF998 and BF908 are for 12V tuners. However, they can be applied at 9V with some loss of performance. For the 12V and 9V application the values of the resistors R_1 , R_2 , R_3 and R_4 can be calculated.

At 12V application we assume that the nominal AGC voltage is 9V. In the 9V application the nominal AGC voltage is 7.5V.

The nominal V_{G2-S} in the 12V - as well as in the 9V application is 4V.

In table 1, below, the values of the resistors for the 12V- and 9V applications of the BF998 and BF908 are given.

Table 1: Resistors in the bias circuit for Mosfets without integrated bias.

	V_{supply}	$V_{\text{agc nom}}$	$V_{G2-S \text{ nom}}$	$I_D \text{ nom}$	R_1 / R_2	$R_3 (\Omega)$	$R_4 (\Omega)$
BF998	12 V	9 V	4 V	10 mA	5 / 7	360	1800
BF998	9 V	7.5 V	4 V	10 mA	7 / 11	240	1200
BF908	12 V	9V	4 V	15 mA	5 / 7	240	1200
BF908	9 V	7.5 V	4 V	15 mA	7 / 11	160	750

DC bias circuit of Mosfets with partly integrated bias.

We have four types of Mosfets with partly integrated bias. The 5V types BF904, BF909 and BF1101 and the 9V to 12V type BF1100.

These Mosfets are enhancement types. This means that the pinch-off voltages are positive. So, no negative voltages are needed for fully switching-off the Mosfets.

Due to this it is not necessary to lift up the Source voltage.

For application of these types the nominal Gate2 voltage is to be set to 4V.

In 12V applications the nominal AGV voltage is 9V. In a 9V application 7.5V.

For these applications a voltage divider at Gate2 is needed. Because there is no Gate2 current, no special requirements for this divider are necessary.

We propose to set the nominal current of the BF904 and BF1100 to 10mA that of the BF909 to 15mA and that of the BF1101 to 12mA.

This biasing is done with a resistor (R_{GG}) at Gate1.

The d.c circuit for biasing the Mosfets with partly integrated bias is than as given in Fig. 2 (next page).

The necessary resistors for the different applications are given in table 2 (next page).

Application of Philips Dual-gate MOSFETs

Note:

Although the BF904, BF909 and BF1101 are especially developed for 5V application, these Mosfets can also be applied at lower supply voltages, down to appr. 3V. The nominal AGC voltage must be always at least 0.5V lower than the supply voltage.

The bias current can then be set by changing the resistor R_{GG} to the wanted value.

The d.c. stabilization is then somewhat worse compared to the 5V application.

Therefore we propose not to go lower than a Drain current of 5mA.

The BF1100 cannot be applied at supply voltages lower than 9V. Also for this

Mosfet the bias current can be set to other than the recommended bias current.

In the graphs 1, 2, 3 and 4 the bias current as a function of the supply voltage and the Gate1 resistor R_{GG} are given for the BF904, BF909, BF1100 and BF1101 respectively.





Fig. 2: Principle of the bias circuit for Mosfets with partly integrated bias.

Table 2: Resistors in the bias circuit for Mosfets with partly integrated bias.

	Application	R_{GG}	R_1 / R_2
BF904	5V	120k Ω	no R_1
BF909	5V	120k Ω	no R_1
BF1101	5V	120k Ω	no R_1
BF1100	9V	180k Ω	8 / 7
	12V	250k Ω	4 / 5


Application of Philips Dual-gate MOSFETs

BF904: Bias current as a function of supply voltage and Gate1 resistor



Graph. 1


BF909: Drain current as a function of supply voltage and Gate1 resistor



Graph 2.


Application of Philips Dual-gate MOSFETs

BF1100: Bias current as a function of supply voltage and Gate1 resistor



Graph 3.

BF1101: Bias current as a function of supply voltage and Gate1 resistor



Graph 4.

Application of Philips Dual-gate MOSFETs

DC bias circuit of Mosfets with fully integrated bias.

We have two types of Mosfets with fully integrated bias. The 5V type BF1105 and the 9V type BF1109.

These Mosfets are also enhancement types and therefore no negative voltages are needed for fully switching-off the Mosfets.

Due to this it is not necessary to lift up the Source voltage.

Because of the fully integrated bias no external resistor at Gate1 is needed for biasing the Mosfets.

Both types, BF1105 and BF1109, have been developed for a typical "Self Biasing Current" of 12mA.

For application of these types the nominal Gate2 voltage is to be set to 4V.

In 5V applications the nominal AGV voltage is 4V. In a 9V application 7.5V.

For the 9V application a voltage divider at Gate2 is needed. Because there is no Gate2 current, no special requirements for this divider are necessary.


The d.c circuit for biasing the Mosfets with fully integrated bias is than as given in Fig. 3 (next page).

The necessary resistors for the different applications are given in table 3 (next page).

The Self Biasing Currents of the BF1105 and BF1109 are, over a large range of the supply voltage, marginally dependent on the supply voltage.

The relation between the Self Biasing Currents, of the BF1105 and BF1109, and the supply voltage is given in graph 5.

Self Biasing drain Current as a function of the supply voltage



Graph 5.

Application of Philips Dual-gate MOSFETs




Fig. 3: Principle of the bias circuit for Mosfets with fully integrated bias.

Table 3: Resistors in the bias circuit for Mosfets with fully integrated bias.

	Application	R_1 / R_2
BF1105	5V	no R_1
BF1109	9V	8 / 7

4. SWITCHING-OFF THE MOSFETS

General

All the Mosfets can be switched-off at the Drain, Gate1, Gate2 and the Source. Switching-off at Gate2 is usually not done, because Gate2 is used for AGC purposes.

If switching-off at Gate2 can be combined with AGC it will also be a possible solution. This method of switching-off will not be described in this report. Switching-off at the Source is also not recommendable. Especially not for the Mosfets with partly - and fully integrated bias, because at these Mosfets the Sources are directly connected to ground.

Therefore we concentrate only on switching-off in the Drain and at Gate1.

Switching-off in the Drain

Switching-off in the Drain is usually done with a switching transistor in series with the Drain of the Mosfet.

This switching transistor is an open collector pnp transistor, which is situated in the PLL- or MOPLL IC.

With this method of switching the supply voltage to the Drain is switched-off or - on.

There is no principle difference in switching the different types of Mosfets.

The principle circuits of the Mosfets with the switches are than as given in the Figs. 4, 5 and 6.

Application of Philips Dual-gate MOSFETs




Fig.4: Switching in the Drain of the Mosfets BF998 and BF908




Fig.5: Switching in the Drain of the Mosfets BF904, BF909, BF1100 and BF1101

Application of Philips Dual-gate MOSFETs




Fig.6: Switching in the Drain of the Mosfets BF1105 and BF1109

Note:

If switching is done in the Drain special attention must be paid to the influence of the voltage drop over the switch.

In some applications (2 band concepts with switched v.h.f. bands with band-switching diodes) also a bandswitching diode is d.c. connected in series with the switching transistor. This causes extra voltage drop.

In 12V applications (BF998, BF908 and BF1100) and the 9V applications (BF998 and BF908) this has marginal influence on the a.c. performance.

In the 9V application of the BF1100 this voltage drop can cause worse cross-modulation at nominal gain. Especially at relatively high load impedances.

This is also the case in the 5V application of the BF904, BF909, BF1101 and the BF1105.

This influence is described in chapter 8.

This worse cross-modulation performance can be compensated by decreasing the nominal Gate2 voltage by approx. 0.5 V - 1 V. This has little influence on the gain as can be seen from the AGC characteristics (chapter 6).

Switching-off at Gate1 with open collector p.n.p. switch

This method of switching is only possible in the circuits with BF998 / BF908 and BF904 / BF909 / BF1100 / BF1101. This method of switching is not possible if the BF1105 or the BF1109 are applied. This because of the layout of the internal biasing circuit in these Mosfets.

The principle circuits for switching-off these Mosfets at Gate1 are given in the Figs. 7 and 8.

Application of Philips Dual-gate MOSFETs




Fig.7: Switching with open collector p.n.p. transistor at Gate1 of the Mosfets BF998 and BF908




Fig.8: Switching with open collector p.n.p. transistor at Gate1 of the Mosfets BF904, BF909, BF1100 and BF1101

Application of Philips Dual-gate MOSFETs

Switching-off at Gate1 with open collector n.p.n. switch

This method of switching can be used for all types of Mosfets. However, for some types an extra resistor is needed.

The principle circuits for switching-off the different types of Mosfets are given in the Figs. 9, 10 and 11.




Fig. 9: Switching with open collector n.p.n. transistor at Gate1 of the Mosfets BF998 and BF908




Fig. 10: Switching with open collector n.p.n. transistor at Gate1 of the Mosfets BF904, BF909, BF1100, and BF1101

Application of Philips Dual-gate MOSFETs




Fig.11: Switching with open collector n.p.n. transistor at Gate1 of the Mosfets BF1105 and BF1109

The principle of the switching-off in the circuits of the BF998 / BF908 and BF904 / BF909 / BF1100 / BF1101 is switching Gate1 to a voltage lower than the pinch-off voltage of the applied Mosfet.


The principle of the switching-off in the circuit of the BF1105 and BF1109 is different. In this circuit the current flowing through the switching transistor determines the Drain current of the Mosfet (see Graph. 6, next page).

If the Drain current is zero the Mosfet is switched-off. If the current through the switching transistor is zero, the Mosfet is switched-on.

The resistor R_x in the circuit with the BF1105 and BF1109 is chosen $\approx 10\text{k}\Omega$, because this value is high enough to have almost no influence on the noise figure and low enough to ensure the necessary current through the switching transistor.

Application of Philips Dual-gate MOSFETs

Drain current of the Mosfets BF1105 and BF1109 as a function of the current in the switching transistor



Graph 6

5. WHEN USING A MOSFET WITH HIGH TRANSFERCONDUCTANCE?

In a tuner the source conductance offered to the Gate1 of the Mosfets is relatively high. A Mosfet with high transferconductance (Y_{fs}) has lower noise figures at high source conductances than a Mosfet with low Y_{fs} .


The Mosfets BF908 and BF909 have high Y_{fs} . Appr. 1.75 x the Y_{fs} of the BF998 and BF904.

However, the input- and output capacitances have also been increased with about the same factor. This higher capacitances often give problems in the tuners with frequency range. In spite of that these Mosfets can be used if low noise is required.

The Mosfets BF1100, BF1101, BF1105 and BF1109 have low capacitances with a Y_{fs} between that of the BF904 / BF998 and BF908 / BF909. This medium Y_{fs} is combined with the low capacitance of the BF904 and BF998.

The principle of the noise behaviour as a function of the source conductance of the different types of Mosfets is given in Graph. 7 (next page).

Application of Philips Dual-gate MOSFETs



Graph. 7.

From this graph we see that Mosfets with low Y_{fs} have relatively high noise figures at the source conductances offered to the Gate1 of the Mosfets. The Mosfets with the highest Y_{fs} have the lowest noise figure.

6. AGC CHARACTERISTICS

The AGC characteristics of the different Mosfets are measured in the a.c. circuit as given in Fig.12 (next page). The d.c. circuits were as described in chapter 3. For 12V applications the nominal AGC voltage was chosen 9V, for 9V applications 7.5V and for 5V applications 4V.

All Mosfets are measured at 50MHz. The results of these measurements are given in the Graphs 8 (12V application), 9 (9V application) and 10 (5V application). From these graphs we see that the Mosfets with partly - and fully integrated bias have a steeper AGC characteristic than the Mosfets without integrated bias.

Application of Philips Dual-gate MOSFETs

However, the steepness of these AGC characteristics is not steeper than the steepness of the AGC characteristics of the Mosfets without integrated bias at 800MHz. Therefore this will not lead to additional problems in a TV set, since the AGC circuit has to be designed for this steep characteristic. For information about the frequency dependency of the AGC characteristics we have measured the BF998 and the BF1105 also at 800 MHz. The results of these measurements are given in Graph 11.






Fig. 12: AGC and cross-modulation test circuit



Graph 8


Application of Philips Dual-gate MOSFETs

Gain reduction as a function of the AGC voltage
(50MHz; 9V applications)



Graph 9


Gain reduction as a function of the AGC voltage
(50 MHz; 5V applications)



Graph 10

Application of Philips Dual-gate MOSFETs

Gain reduction as a function of the AGC voltage
(50MHz and 800MHz)



Graph 11


7. CROSS-MODULATION PERFORMANCE

The cross-modulation performance was measured in a circuit of which the principle is given in Fig.12 (page 15).

The results of the cross-modulation measurements in the circuit of Fig.12 are given in the Graphs 12, 13, and 14.

Graph 12 shows the cross-modulation performance of the Mosfets without integrated bias.

Cross modulation as a function of gain reduction
(Mosfets without integrated bias)



Graph 12

Application of Philips Dual-gate MOSFETs


The difference in the curves of the BF998 and BF908 (at gain reduction > 40dB) is caused by internal capacitances. Internal capacitances of the BF908 are higher than that of the BF998. Due to this the cross-modulation performance after 40 dB gain reduction is extra increasing.

Note: Series inductance in the Source has the same effect as increasing the internal capacitances.

The difference in the performance at 12V and 9V supply voltages are caused by the difference in effective Source resistor. Due to this effective Source resistor, the Gate1 - Source voltage increases 3V in a 12V application and only 2V in a 9V application during AGC.

The higher this voltage-increase, the better the cross-modulation performance.

Graph 13 shows the cross-modulation performance of the Mosfets with partly integrated bias.




Graph 13

The difference we see here is also caused by the different increase of the Gate1 - Source voltage during AGC, caused by the different supply voltages. For the BF904 and BF909, in a 5V application the Gate1 - Source voltage at maximum gain reduction is 5V.

For the BF1100 the Gate1 - Source voltage at maximum gain reduction is 9V in a 9V application and 12V in a 12V application.

Application of Philips Dual-gate MOSFETs

Graph 14 shows the cross-modulation performance of the Mosfets with fully integrated bias.



Graph 14

The differences we see here are also caused by the difference in Gate1 - Source voltage at maximum gain reduction.

For the BF1105 this is 5V and for the BF1109 this is 9V.

8. INFLUENCE OF DRAIN VOLTAGE AND LOAD IMPEDANCE ON CROSS-MODULATION PERFORMANCE

The Graphs 12, 13 and 14 are measured with a load impedance (R_L) of 50Ω . The supply voltage and the Drain voltage in this circuit are the same, because no switching transistor and / or bandswitching diode is connected in series with the Drain.

As mentioned in chapter 4, the Drain voltage can be 1V lower than the supply voltage. This will influence the cross-modulation performance, especially at higher values of the load impedance. Therefore we have also measured the cross-modulation performance with a load impedance (R_L) of $\approx 750\Omega$, and the Drain voltage is 1V lower than the supply voltage.

These measurements are done for the Mosfets with partly integrated bias and the Mosfets with fully integrated bias.

The main differences appear at the first few dB's of gain reduction.


Therefore we have measured these graphs only until 18 dB gain reduction.

The BF904, BF909 and BF1105 are measured at Drain voltages of 5V and 4V and load impedances of 50Ω and 750Ω .

Application of Philips Dual-gate MOSFETs


The results of these measurements are given in the Graphs 15 and 16.

Cross modulation as a function of gain reduction
($R_L=50\Omega$ and 750Ω ; $V_D=5V$ and $4V$)



Graph 15

Cross modulation as a function of gain reduction
 $V_D=5V$, $R_L=50\Omega$ and $V_D=4V$, $R_L=750\Omega$



Graph 16

Application of Philips Dual-gate MOSFETs


For the 5V Mosfets the cross-modulation performance is, at 5V Drain voltage, not influenced by the load impedance.

For the 9V Mosfet BF1109 this is also the case.

The results of the Measurements on the 9V Mosfets are given in Graph 17.

For the 9 - 12V Mosfet BF1100 the cross-modulation performance at 9V Drain voltage is influenced by the load impedance.

Therefore we have also given the cross-modulation characteristic of this Mosfet at $V_D = 9V$ and $R_L = 750\Omega$ in Graph 17.



Graph 17

Application of Philips Dual-gate MOSFETs

9. CONCLUSIONS

For the modern 9V and 5V applications we recommend to use the Mosfets with partly - and fully integrated bias. This because less external components are needed for biasing.

The advantage of the Mosfets with partly integrated bias is that these devices can be used at different voltages and different Drain currents.

The BF1100 can be applied between 9V and 12V and at Drain currents between 5mA and approx. 15mA.

The BF904 can be applied between 3V and 7V, at Drain currents between 5mA and approx. 15mA. The BF909 also between 3V and 7V and between Drain currents of 5mA and approx. 20mA.

It must be taken into account that if the supply voltage is chosen below 5V, the nominal AGC voltage should be chosen at least 0.5V lower than the supply voltage.

The advantage of the Mosfets with fully integrated bias is that the "self biasing" current over a relatively large range is almost independent of the supply voltage.

The cross-modulation performance at low values of gain reduction is strongly dependent on the load impedance offered to the Drain of the Mosfet.

Especially, at Drain voltages lower than the nominal value.

This lower Drain voltage can be caused by a voltage drop over the switching transistor and (eventually) bandswitching diode in series with the Drain.

This can, for a large amount, be compensated by decreasing the nominal Gate2 voltage with the same amount as the above mentioned voltage drop.

Then, the gain will be marginally lower.

If low noise is required the Mosfets with the highest transferconductance can be applied, if the higher capacitance values are not causing problems.

Switching-off for all Mosfets can be done in the Drain with open collector p.n.p. transistors.

The Mosfets with partly integrated bias can also be switched-off at Gate1 with open collector p.n.p. transistors as well as with open collector n.p.n. transistors.

The Mosfets with fully integrated bias can also be switched-off at Gate1, but only with open collector n.p.n. transistors.

Application of the RF switch BF1107

Discrete Semiconductors Nijmegen

Report nr. : RNR-45-98-F-0171
Author : T.H. Uittenbogaard
Date : 06 - 03 - 1998
Department : Development DSC-N

APPLICATION OF THE RF SWITCH BF1107

1. INTRODUCTION

If a (Mos)fet is used in its linear region, this Mosfet can be used as a variable resistor. The resistance depends on the bias voltage between Gate and Source and the pinch - off voltage of this Mosfet.

If this bias voltage is lower than the pinch - off voltage the resistance of the Mosfet is infinite. If this bias voltage is much higher than the pinch - off voltage the resistance of the Mosfet is low.

Due to this a Mosfet can be used as a switch.

At low Gate - Source voltages the Mosfet is switched - off and at high Gate - Source voltages the Mosfet is switched - on.

If a Mosfet is used with relatively low capacitances this Mosfet can be used as an RF switch. With this Rf switch, RF signals can be switched - off and - on.

The BF1107 is a triode Mosfet intended for switching RF signals.

If the Drain - Source voltage is set to 0V, this Mosfet is biased in its linear region.

This Mosfet has a pinch - off voltage of appr. -3V.

Therefore this Mosfet is switched - on if the Gate - Source voltage is 0V. Together with a Drain - Source voltage of 0V this means that the Mosfet is switched - on if all bias voltages are 0V.

If the Gate - Source voltage is set to a value lower than -3V this Mosfet is switched - off.

Application of the RF switch BF1107

2. APPLICATION IN A VIDEO RECORDER

A block diagram of the principle circuit of the RF front end of a VCR is given in Fig.1 below.




Fig.1

If the VCR is not used ("stand-by") at least the wide band splitter amplifier must always be switched on to ensure reception of TV signals in the TV set. Power consumption in stand-by can be reduced if the supply voltage of the VCR can be switched off, but special measures must be taken to ensure the reception of TV signals.

This can be done by connecting a switch between input and output. (See Fig. 2 below). This is a so called "Passive Loop Through".




Fig. 2

Application of the RF switch BF1107

To reduce power consumption the switch must be:

- on if the VCR is switched off and
- off if the VCR is switched on.

This switching can be done with a Mosfet. (See Fig. 3 below).




Fig. 3

If for the switch a depletion type Mosfet is chosen then this Mosfet is switched - on if all the supply voltages at the Mosfet are 0.

The Mosfet is switched off if the Gate - Source voltage has a negative value more negative than the pinch-off voltage of the Mosfet.

If the supply voltage of the VCR is switched on the Mosfet switch must be switched off. This can be done by connecting the Drain and the Source of the Mosfet to the supply voltage and connecting the Gate to ground.

The principle of this is given in Fig. 4 (next page).

If the supply voltage = 0, then the Drain-, Source- and Gate voltages of the Mosfet switch are 0. Then the antenna signal flows through the Mosfet switch to the TV set.

If the supply voltage = 5V, then the Drain - and Source voltages of the Mosfet switch are 5V. The capacitor C ensures that the Drain and the Source voltages are equal. The Gate voltage is 0 (Gate is grounded).

Then the antenna signal flows through the VCR as usual.

Application of the RF switch BF1107




Fig. 4

For the Mosfet switch in this circuit a BF1107 can be applied. In the on state of the switch the losses must be low, because losses determine, for a large amount, the increase of the noise figure of the TV set. In the off state the isolation must be high because the oscillator signal from the modulator must be kept very small at the antenna input.

The main advantage of applying the BF1107 as a switch for the passive loop through is that this Mosfet uses no current. Not in the on state and not in the off state. Switching is done only with voltages.

3. PERFORMANCE OF THE BF1107

The performance of the RF switch was measured in a circuit as given in Fig. 5.




Fig. 5

Application of the RF switch BF1107

In this circuit we measured isolation and losses as a function of frequency. The results of these measurements are given in Fig. 6.

Error! Not a valid link.

Fig. 6

The isolation (Mosfet is switched - off) in the testcircuit is mainly determined by the feedback of the Mosfet in common Gate plus the parasitic capacitance of the testcircuit between Drain and Source. This parasitic capacitance must be very small.

The losses (Mosfet is switched - on) in the testcircuit are at low frequencies determined by the $R_{DS\ on}$ of the Mosfet and at high frequencies by the $R_{DS\ on}$ and the Drain - Gate and Source - Gate capacitances of the Mosfet.

The parasitic capacitances of the circuit must be kept much lower than the capacitances of the Mosfet.

4. **SPECIAL MEASURES TO BE TAKEN**

In Fig. 4 only the principle of the application circuit of the switch in the VCR is given.

In the practical application circuit of a VCR the input and output of the wide band splitter amplifier are connected to the input and output of the switch.

As stated in chapter 3 the losses in the on situation of the switch are also determined by the capacitances at the input and the output of the switch.

If in the principle circuit of Fig.4 the Mosfet is switched on, then the wide band

Application of the RF switch BF1107

splitter amplifier is still connected to the RF switch. This results into higher losses. Therefore special measures are needed to reduce the influence of the presence of the amplifier on the losses.

Theoretically this can be done by disconnecting the input as well as the output of the amplifier from the switch.

In practice this disconnecting can be done with a switch.

The principle of the circuit is then as given in Fig. 7.




Fig. 7

The losses of the two switches in Fig. 7 must have low resistance if this switch is on and low capacitance if this switch is off. Such switches can be made with diodes. With the right choice of the diodes the resistance is low if the diode is forward biased and the capacitance is low if the bias voltage of the diode is 0V. Diodes that can be applied are bandswitching diodes (e.g. BA792 or BA277). If the two stages of the wide band splitter amplifier are biased via the diode switches then the amplifier is "disconnected" from the switch if the supply voltage is 0V and "connected" if the supply voltage is 5V.

The main part of the circuit is then as given in Fig. 8 next page.

Application of the RF switch BF1107




Fig. 8

5. CONCLUSIONS

The BF1107 is a specially developed triode Mosfet for the application as RF switch. In the on condition of the switch as well as in the off condition no D.C current flows through the Mosfet.

One of the application areas is the "Passive Loop Through" in a VCR.

The requirements for this application are:

Losses: typ 2dB max. 4dB.

Isolation: > 30dB.

This can be achieved with a BF1107 in the circuit of Fig. 8.

If this switch is applied the supply voltage of the VCR can be switched - off in the "stand - by" condition of the VCR.

The R.F signal path to the T.V. set is then via the switch and not via a (power consuming) wide band splitter amplifier.

DIODES

DEVICE DATA

in alphanumeric sequence

Band-switching diode

BA277

FEATURES

- Small plastic SMD package
- Continuous reverse voltage: max. 35 V
- Continuous forward current: max. 100 mA
- Low diode capacitance: max. 1.2 pF
- Low diode forward resistance: max. 0.7 Ω .

APPLICATIONS

- Low loss band switching in VHF television tuners.
- Surface mount band-switching circuits.

DESCRIPTION

Planar high performance band-switching diode in a small plastic SOD523 (SC-79) SMD package.

PINNING

PIN	DESCRIPTION
1	cathode
2	anode



Top view



MAM399

Marking code: 1.

Fig.1 Simplified outline (SOD523; SC-79) and symbol.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_R	continuous reverse voltage		–	35	V
I_F	continuous forward current		–	100	mA
P_{tot}	total power dissipation	$T_s = 90\text{ }^{\circ}\text{C}$	–	715	mW
T_{stg}	storage temperature		–65	+150	$^{\circ}\text{C}$
T_j	junction temperature		–65	+150	$^{\circ}\text{C}$

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
V_F	forward voltage	$I_F = 10\text{ mA}$	1	V
I_R	reverse current	$V_R = 25\text{ V}$	50	nA
		$V_R = 20\text{ V}; T_{amb} = 75\text{ }^{\circ}\text{C}$	1	μA
C_d	diode capacitance	$f = 1\text{ MHz}; V_R = 6\text{ V};$ note 1; see Fig.2	1.2	pF
r_D	diode forward resistance	$I_F = 2\text{ mA}; f = 100\text{ MHz};$ note 1; see Fig.3	0.7	Ω

Note

1. Guaranteed on AQL basis: inspection level S4, AQL 1.0.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering-point	85	K/W

Band-switching diode

BA277

GRAPHICAL DATA


 $f = 1 \text{ MHz}$; $T_j = 25^\circ\text{C}$.

Fig.2 Diode capacitance as a function of reverse voltage; typical values.


 $f = 100 \text{ MHz}$; $T_j = 25^\circ\text{C}$.

Fig.3 Diode forward resistance as a function of forward current; typical values.

Band-switching diodes


BA482; BA483; BA484

FEATURES

- Continuous reverse voltage:
max. 35 V
- Continuous forward current:
max. 100 mA
- Low diode capacitance:
max. 1.0 to 1.6 pF
- Low diode forward resistance:
max. 0.7 to 1.2 Ω .

DESCRIPTION

Planar high performance band-switching diode in a hermetically sealed glass SOD68 (DO-34) package.



The diodes are type branded.

Fig.1 Simplified outline (SOD68; DO-34) and symbol.

APPLICATION

- VHF television tuners.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_R	continuous reverse voltage	—	35	V
I_F	continuous forward current	—	100	mA
T_{stg}	storage temperature	-65	+150	$^{\circ}\text{C}$
T_j	junction temperature	—	150	$^{\circ}\text{C}$

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
V_F	forward voltage	$I_F = 100\text{ mA}$; see Fig.2	—	1.2	V
I_R	reverse current	see Fig.3 $V_R = 20\text{ V}$	—	100	nA
		$V_R = 20\text{ V}$; $T_{amb} = 75\text{ }^{\circ}\text{C}$	—	1	μA
C_d	diode capacitance	$f = 1\text{ to }100\text{ MHz}$; $V_R = 3\text{ V}$; see Fig.4			
	BA482		0.8	1.2	pF
	BA483		0.7	1.0	pF
r_D	diode forward resistance	$I_F = 3\text{ mA}$; $f = 200\text{ MHz}$; see Fig.5			
	BA482		0.6	0.7	Ω
	BA483		0.8	1.2	Ω
	BA484		0.8	1.2	Ω

Band-switching diodes

BA482; BA483; BA484



THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-tp}$	thermal resistance from junction to tie-point	lead length 10 mm	300	K/W
$R_{th\ j-a}$	thermal resistance from junction to ambient	lead length 10 mm; note 1	500	K/W

Note



1. Device mounted on a FR4 printed-circuit board without metallization pad.

GRAPHICAL DATA



Band-switching diodes

BA482; BA483; BA484



Band-switching diode

BA591

VVICDVFEATURES

- Very small plastic SMD package
- Low diode capacitance:
max. 1.05 pF
- Low diode forward resistance:
max. 0.7 Ω
- Small inductance.

APPLICATIONS


- Low loss band-switching in VHF television tuners
- Surface mount band-switching circuits.

DESCRIPTION

The BA591 is a planar, high performance band-switching diode in the very small SOD323 SMD plastic package.

PINNING

PIN	DESCRIPTION
1	cathode
2	anode



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_R	continuous reverse voltage		—	35	V
I_F	continuous forward current		—	100	mA
P_{tot}	total power dissipation	$T_s = 90\text{ }^\circ\text{C}$	—	500	mW
T_{stg}	storage temperature		−65	+150	$^\circ\text{C}$
T_j	junction temperature		−65	+150	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
V_F	forward voltage	$I_F = 10\text{ mA}$	—	1	V
I_R	reverse current	$V_R = 20\text{ V}$	—	20	nA
C_d	diode capacitance	$f = 1\text{ MHz}$; note 1; see Fig.2 $V_R = 1\text{ V}$ $V_R = 3\text{ V}$	0.8 0.65	1.05 0.9	pF pF
r_D	diode forward resistance	$f = 100\text{ MHz}$; note 1; see Fig.3 $I_F = 3\text{ mA}$ $I_F = 10\text{ mA}$	0.45 0.36	0.7 0.5	Ω Ω
$1/g_p$	reverse resistance	$V_R = 1\text{ V}$; $f = 100\text{ MHz}$; note 1	100	—	k Ω
L_S	series inductance		2	—	nH

Note

1. Guaranteed on AQL basis; inspection level S4, AQL 1.0.



Band-switching diode

BA591

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point	120	K/W

GRAPHICAL DATA



Band-switching diode

BA792

FEATURES

- Ceramic SMD package
- Low diode capacitance:
max. 1.1 pF
- Low diode forward resistance:
max. 0.7 Ω .

APPLICATIONS

- Low loss band-switching in VHF television tuners
- Surface mount high-speed switching circuits.


DESCRIPTION

Planar, high performance band-switching diode in a small ceramic SOD110 SMD package.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_R	continuous reverse voltage	—	35	V
I_F	continuous forward current	—	100	mA
T_{stg}	storage temperature	-65	+150	$^{\circ}\text{C}$
T_j	junction temperature	—	150	$^{\circ}\text{C}$



Band-switching diode

BA792

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
V_F	forward voltage	$I_F = 100\text{ mA}$	1.1	V
I_R	reverse current	$V_R = 20\text{ V}$	10	nA
		$V_R = 20\text{ V}; T_{\text{amb}} = 75\text{ }^{\circ}\text{C}$	1	μA
C_d	diode capacitance	$V_R = 3\text{ V}; f = 1\text{ to }100\text{ MHz}; \text{note } 1$	1.1	pF
r_D	diode forward resistance	$I_F = 3\text{ mA}; f = 200\text{ MHz}; \text{note } 1$	0.7	Ω

Note

- Guaranteed on AQL basis: inspection level S4, AQL 1.0.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{\text{th } j-a}$	thermal resistance from junction to ambient	note 1	315	K/W


Note

- Device mounted on a printed-circuit board measuring $11 \times 25 \times 1.6\text{ mm}$.

MOUNTING


Reflow soldering

Follow standard reflow soldering techniques to ensure correct application of solder paste and placement of the SOD110 package (see Fig.2).



Wave soldering

Before wave soldering, attach SOD110 packages to the printed-circuit boards using a small dot of thermo-setting epoxy or UV-curing adhesive centred between the soldering lands (see Fig.3).



Band-switching diode

BA891

FEATURES

- Ultra small plastic SMD package
- Low diode capacitance:
max. 1.05 pF
- Low diode forward resistance:
max. 0.7 Ω
- Small inductance.

APPLICATIONS


- Low loss band-switching in VHF television tuners
- Surface mount band-switching circuits.

DESCRIPTION

The BA891 is a planar, high performance band-switching diode in the ultra small SOD523 SMD plastic package.

PINNING

PIN	DESCRIPTION
1	cathode
2	anode



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_R	continuous reverse voltage		–	35	V
I_F	continuous forward current		–	100	mA
P_{tot}	total power dissipation	$T_s = 90\text{ }^{\circ}\text{C}$	–	715	mW
T_{stg}	storage temperature		–65	+150	$^{\circ}\text{C}$
T_j	junction temperature		–65	+150	$^{\circ}\text{C}$

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
V_F	forward voltage	$I_F = 10\text{ mA}$	–	1	V
I_R	reverse current	$V_R = 30\text{ V}$	–	20	nA
C_d	diode capacitance	$f = 1\text{ MHz}$; note 1; see Fig.2 $V_R = 1\text{ V}$ $V_R = 3\text{ V}$	0.8 0.65	1.05 0.9	pF pF
r_D	diode forward resistance	$f = 100\text{ MHz}$; note 1; see Fig.3 $I_F = 3\text{ mA}$ $I_F = 10\text{ mA}$	0.45 0.36	0.7 0.5	Ω Ω
L_S	series inductance		0.6	–	nH

Note

1. Guaranteed on AQL basis; inspection level S4, AQL 1.0.



Band-switching diode

BA891

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point	85	K/W

GRAPHICAL DATA



General purpose PIN diode

BAP50-03

FEATURES

- Low diode capacitance
- Low diode forward resistance.

APPLICATIONS


- General RF applications.

DESCRIPTION

General purpose PIN diode in a SOD323 small plastic SMD package.

PINNING

PIN	DESCRIPTION
1	cathode
2	anode



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_R	continuous reverse voltage		—	50	V
I_F	continuous forward current		—	50	mA
P_{tot}	total power dissipation	$T_s = 90\text{ }^{\circ}\text{C}$	—	500	mW
T_{stg}	storage temperature		-65	+150	$^{\circ}\text{C}$
T_j	junction temperature		-65	+150	$^{\circ}\text{C}$

General purpose PIN diode

BAP50-03

ELECTRICAL CHARACTERISTICS $T_J = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_F	forward voltage	$I_F = 50\text{ mA}$	–	0.95	1.1	V
V_R	reverse voltage	$I_R = 10\text{ }\mu\text{A}$	50	–	–	V
I_R	reverse current	$V_R = 50\text{ V}$	–	–	100	nA
C_d	diode capacitance	$V_R = 0; f = 1\text{ MHz}$	–	0.4	–	pF
		$V_R = 1\text{ V}; f = 1\text{ MHz}$	–	0.3	0.55	pF
		$V_R = 5\text{ V}; f = 1\text{ MHz}$	–	0.2	0.35	pF
r_D	diode forward resistance	$I_F = 0.5\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	–	25	40	Ω
		$I_F = 1\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	–	14	25	Ω
		$I_F = 10\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	–	3	5	Ω

Note

1. Guaranteed on AQL basis: inspection level S4, AQL 1.0.


THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point	85	K/W

General purpose PIN diode


BAP50-03

GRAPHICAL DATA




$f = 100$ MHz; $T_j = 25$ °C.

Fig.2 Forward resistance as a function of forward current; typical values.



$f = 1$ MHz; $T_j = 25$ °C.

Fig.3 Diode capacitance as a function of reverse voltage; typical values.




(1) $I_F = 10$ mA. (2) $I_F = 1$ mA. (3) $I_F = 0.5$ mA.

Diode inserted in series with a 50 Ω stripline circuit and biased via the analyzer Tee network.

$T_{amb} = 25$ °C.

Fig.4 Insertion loss ($|S_{21}|^2$) of the diode as a function of frequency; typical values.



Diode zero biased and inserted in series with a 50 Ω stripline circuit.

$T_{amb} = 25$ °C.

Fig.5 Isolation ($|S_{21}|^2$) of the diode as a function of frequency; typical values.

General purpose PIN diode

BAP50-04

FEATURES

- Two elements in series configuration in a small-sized plastic SMD package
- Low diode capacitance
- Low diode forward resistance.

APPLICATIONS


- General RF applications.

DESCRIPTION

Two planar PIN diodes in series configuration in a SOT23 small plastic SMD package.

PINNING

PIN	DESCRIPTION
1	anode
2	cathode
3	common connection



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Per diode					
V_R	continuous reverse voltage		–	50	V
I_F	continuous forward current		–	50	mA
P_{tot}	total power dissipation	$T_s = 90\text{ }^{\circ}\text{C}$	–	250	mW
T_{stg}	storage temperature		–65	+150	$^{\circ}\text{C}$
T_j	junction temperature		–65	+150	$^{\circ}\text{C}$

PRELIMINARY
See Philips Semiconductors for Design-in information

General purpose PIN diode

BAP50-04

ELECTRICAL CHARACTERISTICS $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Per diode						
V_F	forward voltage	$I_F = 50\text{ mA}$	—	0.95	1.1	V
V_R	reverse voltage	$I_R = 10\text{ }\mu\text{A}$	50	—	—	V
I_R	reverse current	$V_R = 50\text{ V}$	—	—	100	nA
C_d	diode capacitance	$V_R = 0; f = 1\text{ MHz}$	—	0.45	—	pF
		$V_R = 1\text{ V}; f = 1\text{ MHz}$	—	0.35	0.6	pF
		$V_R = 5\text{ V}; f = 1\text{ MHz}$	—	0.3	0.5	pF
r_D	diode forward resistance	$I_F = 0.5\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	—	25	40	Ω
		$I_F = 1\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	—	14	25	Ω
		$I_F = 10\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	—	3	5	Ω

Note

1. Guaranteed on AQL basis: inspection level S4, AQL 1.0.





THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point	220	K/W

General purpose PIN diode

BAP50-04

GRAPHICAL DATA



General purpose PIN diode

BAP50-05

FEATURES

- Two elements in common cathode configuration in a small-sized plastic SMD package
- Low diode capacitance
- Low diode forward resistance.

APPLICATIONS


- General RF applications.

DESCRIPTION

Two planar PIN diodes in common cathode configuration in a SOT23 small plastic SMD package.

PINNING

PIN	DESCRIPTION
1	anode
2	anode
3	common cathode



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Per diode					
V_R	continuous reverse voltage		–	50	V
I_F	continuous forward current		–	50	mA
P_{tot}	total power dissipation	$T_s = 90\text{ °C}$	–	250	mW
T_{stg}	storage temperature		–65	+150	°C
T_j	junction temperature		–65	+150	°C

General purpose PIN diode

BAP50-05

ELECTRICAL CHARACTERISTICS $T_J = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Per diode						
V_F	forward voltage	$I_F = 50\text{ mA}$	—	0.95	1.1	V
V_R	reverse voltage	$I_R = 10\text{ }\mu\text{A}$	50	—	—	V
I_R	reverse current	$V_R = 50\text{ V}$	—	—	100	nA
C_d	diode capacitance	$V_R = 0; f = 1\text{ MHz}$	—	0.45	—	pF
		$V_R = 1\text{ V}; f = 1\text{ MHz}$	—	0.35	0.6	pF
		$V_R = 5\text{ V}; f = 1\text{ MHz}$	—	0.3	0.5	pF
r_D	diode forward resistance	$I_F = 0.5\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	—	25	40	Ω
		$I_F = 1\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	—	14	25	Ω
		$I_F = 10\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	—	3	5	Ω

Note

1. Guaranteed on AQL basis: inspection level S4, AQL 1.0.


THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point	220	K/W

General purpose PIN diode


BAP50-05

GRAPHICAL DATA




$f = 100$ MHz; $T_j = 25$ °C.

Fig.2 Forward resistance as a function of the forward current; typical values.



$f = 1$ MHz; $T_j = 25$ °C.

Fig.3 Diode capacitance as a function of reverse voltage; typical values.




(1) $I_F = 10$ mA. (2) $I_F = 1$ mA. (3) $I_F = 0.5$ mA.

Diode inserted in series with a 50 Ω stripline circuit and biased via the analyzer Tee network.

$T_{amb} = 25$ °C.

Fig.4 Insertion loss ($|S_{21}|^2$) of the diode in on-state as a function of frequency; typical values.



Diode zero biased and inserted in series with a 50 Ω stripline circuit.

$T_{amb} = 25$ °C.

Fig.5 Isolation ($|S_{21}|^2$) of the diode in off-state as a function of frequency; typical values.

General purpose PIN diode

BAP51-03

FEATURES

- Low diode capacitance
- Low diode forward resistance.

APPLICATIONS


- General RF applications.

DESCRIPTION

General purpose PIN diode in a SOD323 small plastic SMD package.

PINNING

PIN	DESCRIPTION
1	cathode
2	anode



Marking code: A5.

Fig.1 Simplified outline (SOD323) and symbol.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_R	continuous reverse voltage		—	60	V
I_F	continuous forward current		—	60	mA
P_{tot}	total power dissipation	$T_S = 90\text{ }^{\circ}\text{C}$	—	500	mW
T_{stg}	storage temperature		-65	+150	$^{\circ}\text{C}$
T_j	junction temperature		-65	+150	$^{\circ}\text{C}$

PRELIMINARY
See Philips Semiconductors for Design-in information

General purpose PIN diode

BAP51-03

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_F	forward voltage	$I_F = 50\text{ mA}$	—	0.95	1.1	V
V_R	reverse voltage	$I_R = 10\text{ }\mu\text{A}$	50	—	—	V
I_R	reverse current	$V_R = 50\text{ V}$	—	—	100	nA
C_d	diode capacitance	$V_R = 0; f = 1\text{ MHz}$	—	0.4	—	pF
		$V_R = 1\text{ V}; f = 1\text{ MHz}$	—	0.3	0.55	pF
		$V_R = 5\text{ V}; f = 1\text{ MHz}$	—	0.2	0.35	pF
r_D	diode forward resistance	$I_F = 0.5\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	—	5.5	9	Ω
		$I_F = 1\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	—	3.6	6.5	Ω
		$I_F = 10\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	—	1.5	2.5	Ω



Note

1. Guaranteed on AQL basis: inspection level S4, AQL 1.0.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\text{ j-s}}$	thermal resistance from junction to soldering point	85	K/W

GRAPHICAL DATA



Silicon PIN diode

BAP64-02

FEATURES

- High voltage, current controlled
- RF resistor for RF attenuators and switches
- Low diode capacitance
- Low diode forward resistance
- Very low series inductance
- For applications up to 3 GHz.

APPLICATIONS

- RF attenuators and switches.

DESCRIPTION

Planar PIN diode in a SOD523 ultra small plastic SMD package.


LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_R	continuous reverse voltage		–	200	V
I_F	continuous forward current		–	100	mA
P_{tot}	total power dissipation	$T_s = 90\text{ }^{\circ}\text{C}$	–	715	mW
T_{stg}	storage temperature		–65	+150	$^{\circ}\text{C}$
T_j	junction temperature		–65	+150	$^{\circ}\text{C}$

PINNING

PIN	DESCRIPTION
1	cathode
2	anode



OBJECTIVE
See Philips Semiconductors for Design-in information

Silicon PIN diode

BAP64-02

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_F	forward voltage	$I_F = 50\text{ mA}$	—	0.95	1.1	V
V_R	reverse voltage	$I_R = 10\text{ }\mu\text{A}$	200	—	—	V
C_d	diode capacitance	$V_R = 0; f = 1\text{ MHz}$	—	0.52	—	pF
		$V_R = 1\text{ V}; f = 1\text{ MHz}$	—	0.37	0.5	pF
		$V_R = 20\text{ V}; f = 1\text{ MHz}$	—	0.23	0.35	pF
r_D	diode forward resistance	$I_F = 0.5\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	—	20	40	Ω
		$I_F = 1\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	—	10	20	Ω
		$I_F = 10\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	—	2	3.8	Ω
		$I_F = 100\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	—	0.7	1.35	Ω
τ_L	charge carrier life time	when switched from $I_F = 10\text{ mA}$ to $I_R = 6\text{ mA}; R_L = 100\text{ }\Omega$; measured at $I_R = 3\text{ mA}$	—	1.55	—	μs
L_S	series inductance		—	0.6	—	nH

Note

1. Guaranteed on AQL basis: inspection level S4, AQL 1.0.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point	85	K/W

Silicon PIN diode

BAP64-03

FEATURES

- High voltage, current controlled
- RF resistor for RF attenuators and switches
- Low diode capacitance
- Low diode forward resistance
- Low series inductance
- For applications up to 3 GHz.

APPLICATIONS


- RF attenuators and switches.

DESCRIPTION

Planar PIN diode in a SOD323 very small plastic SMD package.

PINNING

PIN	DESCRIPTION
1	cathode
2	anode



MAM406

Marking code: A3.

Fig.1 Simplified outline (SOD323) and symbol.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_R	continuous reverse voltage		—	200	V
I_F	continuous forward current		—	100	mA
P_{tot}	total power dissipation	$T_s = 90\text{ }^{\circ}\text{C}$	—	500	mW
T_{stg}	storage temperature		-65	+150	$^{\circ}\text{C}$
T_j	junction temperature		-65	+150	$^{\circ}\text{C}$

OBJECTIVE
See Philips Semiconductors for Design-in information

Silicon PIN diode

BAP64-03

ELECTRICAL CHARACTERISTICS $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_F	forward voltage	$I_F = 50\text{ mA}$	—	0.95	1.1	V
V_R	reverse voltage	$I_R = 10\text{ }\mu\text{A}$	200	—	—	V
C_d	diode capacitance	$V_R = 0; f = 1\text{ MHz}$	—	0.52	—	pF
		$V_R = 1\text{ V}; f = 1\text{ MHz}$	—	0.37	0.5	pF
		$V_R = 20\text{ V}; f = 1\text{ MHz}$	—	0.23	0.35	pF
r_D	diode forward resistance	$I_F = 0.5\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	—	20	40	Ω
		$I_F = 1\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	—	10	20	Ω
		$I_F = 10\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	—	2	3.8	Ω
		$I_F = 100\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	—	0.7	1.35	Ω
τ_L	charge carrier life time	when switched from $I_F = 10\text{ mA}$ to $I_R = 6\text{ mA}; R_L = 100\text{ }\Omega$; measured at $I_R = 3\text{ mA}$	—	1.55	—	μs
L_S	series inductance		—	tb ¹	—	nH

Note

1. Guaranteed on AQL basis: inspection level S4, AQL 1.0.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point	120	K/W

Silicon PIN diode

BAP64-04

FEATURES

- High voltage, current controlled
- RF resistor for RF attenuators and switches
- Low diode capacitance
- Low diode forward resistance
- Low series inductance
- For applications up to 3 GHz.

APPLICATIONS


- RF attenuators and switches.

DESCRIPTION

Two planar PIN diodes in series configuration in a SOT23 small plastic SMD package.

PINNING

PIN	DESCRIPTION
1	anode
2	cathode
3	common connection



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Per diode					
V_R	continuous reverse voltage		–	200	V
I_F	continuous forward current		–	100	mA
P_{tot}	total power dissipation	$T_s = 90\text{ }^{\circ}\text{C}$	–	250	mW
T_{stg}	storage temperature		–65	+150	$^{\circ}\text{C}$
T_j	junction temperature		–65	+150	$^{\circ}\text{C}$

OBJECTIVE
See Philips Semiconductors for Design-in information

Silicon PIN diode

BAP64-04

ELECTRICAL CHARACTERISTICS $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Per diode						
V_F	forward voltage	$I_F = 50\text{ mA}$	—	0.95	1.1	V
V_R	reverse voltage	$I_R = 10\text{ }\mu\text{A}$	200	—	—	V
C_d	diode capacitance	$V_R = 0$; $f = 1\text{ MHz}$	—	0.52	—	pF
		$V_R = 1\text{ V}$; $f = 1\text{ MHz}$	—	0.37	0.5	pF
		$V_R = 20\text{ V}$; $f = 1\text{ MHz}$	—	0.23	0.35	pF
r_D	diode forward resistance	$I_F = 0.5\text{ mA}$; $f = 100\text{ MHz}$; note 1	—	20	40	Ω
		$I_F = 1\text{ mA}$; $f = 100\text{ MHz}$; note 1	—	10	20	Ω
		$I_F = 10\text{ mA}$; $f = 100\text{ MHz}$; note 1	—	2	3.8	Ω
		$I_F = 100\text{ mA}$; $f = 100\text{ MHz}$; note 1	—	0.7	1.35	Ω
τ_L	charge carrier life time	when switched from $I_F = 10\text{ mA}$ to $I_R = 6\text{ mA}$; $R_L = 100\text{ }\Omega$; measured at $I_R = 3\text{ mA}$	—	1.55	—	μs
L_S	series inductance		—	1.4	—	nH

Note

1. Guaranteed on AQL basis: inspection level S4, AQL 1.0.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point	220	K/W

Silicon PIN diode

BAP64-05

FEATURES

- High voltage, current controlled
- RF resistor for RF attenuators and switches
- Low diode capacitance
- Low diode forward resistance
- Low series inductance
- For applications up to 3 GHz.

APPLICATIONS


- RF attenuators and switches.

DESCRIPTION

Two planar PIN diodes in common cathode configuration in a SOT23 small plastic SMD package.

PINNING

PIN	DESCRIPTION
1	anode (a1)
2	anode (a2)
3	common cathode



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Per diode					
V_R	continuous reverse voltage		–	200	V
I_F	continuous forward current		–	100	mA
P_{tot}	total power dissipation	$T_s = 90\text{ }^{\circ}\text{C}$	–	250	mW
T_{stg}	storage temperature		–65	+150	$^{\circ}\text{C}$
T_j	junction temperature		–65	+150	$^{\circ}\text{C}$

PRELIMINARY
See Philips Semiconductors for Design-in information

Silicon PIN diode

BAP64-05

ELECTRICAL CHARACTERISTICS $T_J = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Per diode						
V_F	forward voltage	$I_F = 50\text{ mA}$	—	0.95	1.1	V
V_R	reverse voltage	$I_R = 10\text{ }\mu\text{A}$	200	—	—	V
C_d	diode capacitance	$V_R = 0; f = 1\text{ MHz}$	—	0.52	—	pF
		$V_R = 1\text{ V}; f = 1\text{ MHz}$	—	0.37	0.5	pF
		$V_R = 20\text{ V}; f = 1\text{ MHz}$	—	0.23	0.35	pF
r_D	diode forward resistance	$I_F = 0.5\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	—	20	40	Ω
		$I_F = 1\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	—	10	20	Ω
		$I_F = 10\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	—	2	3.8	Ω
		$I_F = 100\text{ mA}; f = 100\text{ MHz}; \text{note 1}$	—	0.7	1.35	Ω
τ_L	charge carrier life time	when switched from $I_F = 10\text{ mA}$ to $I_R = 6\text{ mA}; R_L = 100\text{ }\Omega$; measured at $I_R = 3\text{ mA}$	—	1.55	—	μs
L_S	series inductance		—	1.4	—	nH

Note

1. Guaranteed on AQL basis: inspection level S4, AQL 1.0.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\text{ j-s}}$	thermal resistance from junction to soldering point	220	K/W

Band-switching diode

BAT18

FEATURES

- Continuous reverse voltage:
max. 35 V
- Continuous forward current:
max. 100 mA
- Low diode capacitance:
max. 1.0 pF
- Low diode forward resistance:
max. 0.7 Ω .

APPLICATION


- Band switching.

DESCRIPTION

Planar high performance band-switching diode in a small rectangular plastic SOT23 SMD package.

PINNING

PIN	DESCRIPTION
1	anode
2	not connected
3	cathode



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_R	continuous reverse voltage	—	35	V
I_F	continuous forward current	—	100	mA
T_{stg}	storage temperature	–55	+125	$^{\circ}\text{C}$
T_j	junction temperature	—	125	$^{\circ}\text{C}$

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
V_F	forward voltage	$I_F = 100\text{ mA}$; see Fig.2	—	1.2	V
I_R	reverse current	see Fig.3 $V_R = 20\text{ V}$ $V_R = 20\text{ V}$; $T_j = 60\text{ }^{\circ}\text{C}$	— —	100 1	nA μA
C_d	diode capacitance	$f = 1\text{ MHz}$; $V_R = 20\text{ V}$; see Fig.4	0.8	1.0	pF
R_D	diode forward resistance	$I_F = 5\text{ mA}$; $f = 200\text{ MHz}$; see Fig.5	0.5	0.7	Ω

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-tp}$	thermal resistance from junction to tie-point		330	K/W
$R_{th\ j-a}$	thermal resistance from junction to ambient	note 1	500	K/W


Note

1. Device mounted on a FR4 printed-circuit board.

Band-switching diode


BAT18

GRAPHICAL DATA




- (1) $T_j = 60^\circ\text{C}$; typical values.
 (2) $T_j = 25^\circ\text{C}$; typical values.
 (3) $T_j = 25^\circ\text{C}$; maximum values.

Fig.2 Forward current as a function of forward voltage.




- $V_R = 20\text{ V}$.
 Solid line: maximum values.
 Dotted line: typical values.

Fig.3 Reverse current as a function of junction temperature.



$f = 1\text{ MHz}$; $T_j = 25^\circ\text{C}$.

Fig.4 Diode capacitance as a function of reverse voltage; typical values.



$f = 200\text{ MHz}$; $T_j = 25^\circ\text{C}$.

Fig.5 Diode forward resistance as a function of forward current; typical values.

VHF variable capacitance diode

BB131

FEATURES


- Excellent linearity
- Very small plastic SMD package
- C28: 1 pF; ratio: 14.

APPLICATIONS

- Electronic tuning in satellite tuners
- Tunable coupling
- VCO.

DESCRIPTION

The BB131 is a variable capacitance diode, fabricated in planar technology, and encapsulated in the SOD323 very small plastic SMD package.



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_R	continuous reverse voltage	—	30	V
I_F	continuous forward current	—	20	mA
T_{stg}	storage temperature	−55	+150	°C
T_j	operating junction temperature	−55	+125	°C

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ °C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_R	reverse current	$V_R = 30\text{ V}$; see Fig.3	—	10	nA
		$V_R = 30\text{ V}$; $T_j = 85\text{ °C}$; see Fig.3	—	200	nA
r_s	diode series resistance	$f = 470\text{ MHz}$; note 1	—	3	Ω
C_d	diode capacitance	$V_R = 0.5\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	8	17	pF
		$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	0.7	1.055	pF
$\frac{C_{d(0.5V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	12	16	




Note

1. V_R is the value at which $C_d = 9\text{ pF}$.

VHF variable capacitance diode

BB131

GRAPHICAL DATA



VHF variable capacitance diode

BB132

FEATURES

- High linearity
- Excellent matching to 1% DMA
- Very small plastic SMD package
- C28: 2.5 pF; ratio: 26.

APPLICATIONS

- Electronic tuning in VHF television tuners, band A up to 160 MHz
- VCO.

DESCRIPTION

The BB132 is a variable capacitance diode fabricated in planar technology, and encapsulated in the SOD323 very small plastic SMD package.

The excellent matching performance is achieved by gliding matching and a direct matching assembly procedure.


ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_R	reverse current	$V_R = 30\text{ V}$; see Fig.3	–	10	nA
		$V_R = 30\text{ V}$; $T_j = 85\text{ }^{\circ}\text{C}$; see Fig.3	–	200	nA
r_s	diode series resistance	$f = 100\text{ MHz}$; note 1	–	2	Ω
C_d	diode capacitance	$V_R = 0.5\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	60	75	pF
		$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	2.3	2.75	pF
$\frac{C_{d(0.5V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	24	30	
$\frac{\Delta C_d}{C_d}$	capacitance matching	$V_R = 0.5\text{ to }28\text{ V}$; in a sequence of 4 diodes (gliding)	–	1	%
		$V_R = 0.5\text{ to }28\text{ V}$; in a sequence of 15 diodes (gliding)	–	2	%

Note

1. V_R is the value at which $C_d = 30\text{ pF}$.



Marking code: P2.

Cathode side indicated by a bar.

Fig.1 Simplified outline (SOD323) and symbol.

LIMITING VALUES




In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_R	continuous reverse voltage	–	30	V
I_F	continuous forward current	–	20	mA
T_{stg}	storage temperature	–55	+150	$^{\circ}\text{C}$
T_j	operating junction temperature	–55	+125	$^{\circ}\text{C}$

VHF variable capacitance diode

BB132

GRAPHICAL DATA



VHF variable capacitance diode

BB133

FEATURES

- Excellent linearity
- Excellent matching to 0.7% DMA
- Very small plastic SMD package
- C28: 2.5 pF; ratio: 16
- Low series resistance.

APPLICATIONS

- Electronic tuning in VHF television tuners, band B up to 460 MHz
- VCO.

DESCRIPTION

The BB133 is a variable capacitance diode, fabricated in planar technology, and encapsulated in the SOD323 very small plastic SMD package.

The excellent matching performance is achieved by gliding matching and a direct matching assembly procedure. The unmatched type, BB150 has the same specification.


ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_R	reverse current	$V_R = 30\text{ V}$; see Fig.3	—	10	nA
		$V_R = 30\text{ V}$; $T_j = 85\text{ }^{\circ}\text{C}$; see Fig.3	—	200	nA
r_s	diode series resistance	$f = 100\text{ MHz}$; note 1	—	0.9	Ω
C_d	diode capacitance	$V_R = 0.5\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	38	46	pF
		$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	2.2	2.6	pF
$\frac{C_{d(0.5V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	14	21	
$\frac{\Delta C_d}{C_d}$	capacitance matching	$V_R = 0.5\text{ to }28\text{ V}$; in a sequence of 4 diodes (gliding)	—	0.7	%
		$V_R = 0.5\text{ to }28\text{ V}$; in a sequence of 15 diodes (gliding)	—	2	%

Note

1. V_R is the value at which $C_d = 30\text{ pF}$.



Marking code: P3.
Cathode side indicated by a bar.

Fig.1 Simplified outline (SOD323) and symbol.

LIMITING VALUES




In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_R	continuous reverse voltage	—	30	V
I_F	continuous forward current	—	20	mA
T_{stg}	storage temperature	−55	+150	$^{\circ}\text{C}$
T_j	operating junction temperature	−55	+125	$^{\circ}\text{C}$

VHF variable capacitance diode

BB133

GRAPHICAL DATA



UHF variable capacitance diode

BB134

FEATURES

- Excellent linearity
- Excellent matching to 0.5% DMA
- Very small plastic SMD package
- C28: 1.9 pF; ratio: 10
- Low series resistance.

APPLICATIONS

- Electronic tuning in UHF television tuners
- VCO.

DESCRIPTION

The BB134 is a variable capacitance diode, fabricated in planar technology, and encapsulated in the SOD323 very small plastic SMD package.

The excellent matching performance is achieved by a direct matching assembly procedure. The unmatched type, BB135 has the same specification.


ELECTRICAL CHARACTERISTICS

$T_J = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_R	reverse current	$V_R = 30\text{ V}$; see Fig.3	—	10	nA
		$V_R = 30\text{ V}$; $T_J = 85\text{ }^{\circ}\text{C}$; see Fig.3	—	200	nA
r_s	diode series resistance	$f = 470\text{ MHz}$; note 1	—	0.75	Ω
C_d	diode capacitance	$V_R = 0.5\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	17.5	21	pF
		$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	1.7	2.1	pF
$\frac{C_d(0.5V)}{C_d(28V)}$	capacitance ratio	$f = 1\text{ MHz}$	8.9	12	
$\frac{\Delta C_d}{C_d}$	capacitance matching	$V_R = 0.5\text{ to }28\text{ V}$; in a sequence of 4 diodes (gliding)	—	0.5	%
		$V_R = 0.5\text{ to }28\text{ V}$; in a sequence of 15 diodes (gliding)	—	2	%

Note

1. V_R is the value at which $C_d = 9\text{ pF}$.



LIMITING VALUES




In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_R	continuous reverse voltage	—	30	V
I_F	continuous forward current	—	20	mA
T_{stg}	storage temperature	−55	+150	$^{\circ}\text{C}$
T_J	operating junction temperature	−55	+125	$^{\circ}\text{C}$

UHF variable capacitance diode

BB134

GRAPHICAL DATA



UHF variable capacitance diode

BB135

FEATURES

- Excellent linearity
- Very small plastic SMD package.
- C28: 1.9 pF; ratio: 10
- Low series resistance.

APPLICATIONS

- Electronic tuning in UHF television tuners.
- Radio upconversion concepts
- VCO.

DESCRIPTION

The BB135 is a variable capacitance diode, fabricated in planar technology, and encapsulated in the SOD323 very small plastic SMD package.

The matched type, BB134 has the same specification.


ELECTRICAL CHARACTERISTICS

$T_J = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_R	reverse current	$V_R = 30\text{ V}$; see Fig.3	–	10	nA
		$V_R = 30\text{ V}$; $T_J = 85\text{ }^{\circ}\text{C}$; see Fig.3	–	200	nA
r_s	diode series resistance	$f = 470\text{ MHz}$; note 1	–	0.75	Ω
C_d	diode capacitance	$V_R = 0.5\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	17.5	21	pF
		$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	1.7	2.1	pF
$\frac{C_{d(0.5V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	8.9	12	

Note

1. V_R is the value at which $C_d = 9\text{ pF}$.



LIMITING VALUES




In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_R	continuous reverse voltage	–	30	V
I_F	continuous forward current	–	20	mA
T_{stg}	storage temperature	–55	+150	$^{\circ}\text{C}$
T_J	operating junction temperature	–55	+125	$^{\circ}\text{C}$

UHF variable capacitance diode

BB135

GRAPHICAL DATA



Low-voltage variable capacitance diode

BB141

FEATURES

- Excellent linearity
- Ultra small plastic SMD package
- C4: 2.38 pF; ratio: 1.76
- Low series resistance.

APPLICATIONS


- Voltage controlled oscillators (VCO).

DESCRIPTION

The BB141 is a variable capacitance diode, fabricated in planar technology, and encapsulated in the SOD523 (SC-79) ultra small plastic SMD package.

PINNING

PIN	DESCRIPTION
1	cathode
2	anode



MBL026

Marking code: H.

Orientation of marking code as shown.
Cathode side indicated by a bar.

Fig.1 Simplified outline (SOD523; SC-79) and symbol.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_R	continuous reverse voltage		–	6	V
V_{RM}	peak reverse voltage	in series with a 10 k Ω resistor	–	8	V
I_F	continuous forward current		–	20	mA
T_{stg}	storage temperature		–55	+150	°C
T_j	operating junction temperature		–55	+150	°C

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ °C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_R	reverse current	$V_R = 6\text{ V}$; see Fig.3	–	–	10	nA
		$V_R = 6\text{ V}$; $T_j = 85\text{ °C}$; see Fig.3	–	–	200	nA
r_s	diode series resistance	$f = 470\text{ MHz}$; $V_R = 1\text{ V}$	–	0.4	–	Ω
C_d	diode capacitance	$V_R = 1\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	3.9	4.2	4.5	pF
		$V_R = 4\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	2.22	2.38	2.55	pF
$\frac{C_{d(1V)}}{C_{d(4V)}}$	capacitance ratio	$f = 1\text{ MHz}$	1.65	1.76	–	

Low-voltage variable capacitance diode

BB141

GRAPHICAL DATA




Fig.2 Diode capacitance as a function of reverse voltage; typical values.




Fig.3 Reverse current as a function of junction temperature; maximum values.




Fig.4 Temperature coefficient of diode capacitance as a function of reverse voltage; typical values.

Low-voltage variable capacitance diode

BB142

FEATURES

- Excellent linearity
- Ultra small plastic SMD package
- C4: 2.05 pF; ratio: 2.2
- Low series resistance.

APPLICATIONS


- Voltage controlled oscillators (VCO).

DESCRIPTION

The BB142 is a variable capacitance diode, fabricated in planar technology, and encapsulated in the SOD523 (SC-79) ultra small plastic SMD package.

PINNING

PIN	DESCRIPTION
1	cathode
2	anode



Marking code: K.
Orientation of marking code as shown.
Cathode side indicated by a bar.

Fig.1 Simplified outline (SOD523; SC-79) and symbol.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_R	continuous reverse voltage		–	6	V
V_{RM}	peak reverse voltage	in series with a 10 k Ω resistor	–	8	V
I_F	continuous forward current		–	20	mA
T_{stg}	storage temperature		–55	+150	°C
T_j	operating junction temperature		–55	+150	°C

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ °C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_R	reverse current	$V_R = 6\text{ V}$; see Fig.3	–	–	10	nA
		$V_R = 6\text{ V}$; $T_j = 85\text{ °C}$; see Fig.3	–	–	200	nA
r_s	diode series resistance	$f = 470\text{ MHz}$; $V_R = 1\text{ V}$	–	0.5	–	Ω
C_d	diode capacitance	$V_R = 1\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	4	4.6	4.9	pF
		$V_R = 4\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	1.85	2.05	2.35	pF
$\frac{C_{d(1V)}}{C_{d(4V)}}$	capacitance ratio	$f = 1\text{ MHz}$	2	2.2	–	

Low-voltage variable capacitance diode

BB142

GRAPHICAL DATA




Fig.2 Diode capacitance as a function of reverse voltage; typical values.




Fig.3 Reverse current as a function of junction temperature; maximum values.




Fig.4 Temperature coefficient of diode capacitance as a function of reverse voltage; typical values.

Low-voltage variable capacitance diode

BB143

FEATURES

- Excellent linearity
- Ultra small plastic SMD package
- C4: 2.25 pF; ratio: 2.35
- Low series resistance.

APPLICATIONS


- Voltage controlled oscillators (VCO).

DESCRIPTION

The BB143 is a variable capacitance diode, fabricated in planar technology, and encapsulated in the SOD523 (SC-79) ultra small plastic SMD package.

PINNING

PIN	DESCRIPTION
1	cathode
2	anode



Marking code: L.

Orientation of marking code as shown.

Cathode side indicated by a bar.

Fig.1 Simplified outline (SOD523; SC-79) and symbol.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_R	continuous reverse voltage		–	6	V
V_{RM}	peak reverse voltage	in series with a 10 k Ω resistor	–	8	V
I_F	continuous forward current		–	20	mA
T_{stg}	storage temperature		–55	+150	°C
T_J	operating junction temperature		–55	+150	°C

ELECTRICAL CHARACTERISTICS

$T_J = 25\text{ °C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_R	reverse current	$V_R = 6\text{ V}$; see Fig.3	–	–	10	nA
		$V_R = 6\text{ V}$; $T_J = 85\text{ °C}$; see Fig.3	–	–	200	nA
r_s	diode series resistance	$f = 470\text{ MHz}$; $V_R = 1\text{ V}$	–	0.5	–	Ω
C_d	diode capacitance	$V_R = 1\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	4.75	5.3	5.75	pF
		$V_R = 4\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	2.05	2.25	2.55	pF
$\frac{C_{d(1V)}}{C_{d(4V)}}$	capacitance ratio	$f = 1\text{ MHz}$	2.1	2.35	–	

Low-voltage variable capacitance diode

BB143

GRAPHICAL DATA




Fig.2 Diode capacitance as a function of reverse voltage; typical values.




Fig.3 Reverse current as a function of junction temperature; maximum values.




Fig.4 Temperature coefficient of diode capacitance as a function of reverse voltage; typical values.

VHF variable capacitance diode

BB147

FEATURES

- Ultra high ratio
- Excellent matching to 2% DMA (Direct Matching Assembly)
- Very small plastic SMD package
- C28: 2.6 pF; ratio 40.

APPLICATIONS

- Electronic tuning in television tuners with extended VHF range
- Voltage controlled oscillators (VCO).

DESCRIPTION

The BB147 is a variable capacitance diode, fabricated in planar technology, and encapsulated in the SOD323 very small plastic SMD package.

The excellent matching performance is achieved by gliding matching and a direct matching assembly procedure.


ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_R	reverse current	$V_R = 30\text{ V}$; see Fig.3	—	20	nA
		$V_R = 30\text{ V}$; $T_j = 85\text{ }^{\circ}\text{C}$; see Fig.3	—	200	nA
r_s	diode series resistance	$f = 100\text{ MHz}$; note 1	—	2.8	Ω
C_d	diode capacitance	$V_R = 0.5\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	92	112	pF
		$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	2.4	2.8	pF
$\frac{C_{d(0.5V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	35	43	
$\frac{\Delta C_d}{C_d}$	capacitance matching	$V_R = 0.5\text{ to }28\text{ V}$; in a sequence of 8 diodes (gliding)	—	2	%

Note

1. V_R is the value at which $C_d = 30\text{ pF}$.



LIMITING VALUES




In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_R	continuous reverse voltage	—	30	V
I_F	continuous forward current	—	20	mA
T_{stg}	storage temperature	−55	+150	$^{\circ}\text{C}$
T_j	operating junction temperature	−55	+125	$^{\circ}\text{C}$

VHF variable capacitance diode

BB147

GRAPHICAL DATA



VHF variable capacitance diode

BB148

FEATURES

- Excellent linearity
- Excellent matching to 1% DMA
- Very small plastic SMD package
- C28: 2.6 pF; ratio: 15
- Low series resistance.

APPLICATIONS

- Electronic tuning in VHF television tuners, band B up to 460 MHz
- VCO.

DESCRIPTION

The BB148 is variable capacitance diode, fabricated in planar technology, and encapsulated in the SOD323 very small plastic SMD package.

The excellent matching performance is achieved by gliding matching and a direct matching assembly procedure. The diodes are delivered on tape in several matched groups and are also available unmatched upon request. The unmatched type, BB158 has the same specification.


ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_R	reverse current	$V_R = 30\text{ V}$; see Fig.3	—	10	nA
		$V_R = 30\text{ V}$; $T_j = 85\text{ }^{\circ}\text{C}$; see Fig.3	—	200	nA
r_s	diode series resistance	$f = 100\text{ MHz}$; note 1	—	0.9	Ω
C_d	diode capacitance	$V_R = 1\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	36.8	41.8	pF
		$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	2.4	2.75	pF
$\frac{C_{d(1V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	14.5	—	
$\frac{\Delta C_d}{C_d}$	capacitance matching	$V_R = 0.5\text{ to }28\text{ V}$; in a sequence of 4 diodes (gliding)	—	1	%
		$V_R = 0.5\text{ to }28\text{ V}$; in a sequence of 20 diodes (gliding)	—	2	%

Note

1. V_R is the value at which $C_d = 12\text{ pF}$.



Marking code: P8.
Cathode side indicated by a bar.

Fig.1 Simplified outline (SOD323) and symbol.

LIMITING VALUES




In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_R	continuous reverse voltage	—	30	V
I_F	continuous forward current	—	20	mA
T_{stg}	storage temperature	-55	+150	$^{\circ}\text{C}$
T_j	operating junction temperature	-55	+125	$^{\circ}\text{C}$

VHF variable capacitance diode

BB148

GRAPHICAL DATA



UHF variable capacitance diode

BB149

FEATURES

- Excellent linearity
- Excellent matching to 1% DMA
- Very small plastic SMD package
- C28: 2.1 pF; ratio 9
- Low series resistance.

APPLICATIONS

- Electronic tuning in UHF television tuners
- VCO.

DESCRIPTION

The BB149 is a variable capacitance diode, fabricated in planar technology, and encapsulated in the SOD323 very small plastic SMD package.

The excellent matching performance is achieved by gliding matching and a direct matching assembly procedure. The unmatched type, BB159 has the same specification.


ELECTRICAL CHARACTERISTICS

T_j = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I _R	reverse current	V _R = 30 V; see Fig.3	–	10	nA
		V _R = 30 V; T _j = 85 °C; see Fig.3	–	200	nA
r _s	diode series resistance	f = 470 MHz; note 1	–	0.75	Ω
C _d	diode capacitance	V _R = 1 V; f = 1 MHz; see Figs 2 and 4	18	19.5	pF
		V _R = 28 V; f = 1 MHz; see Figs 2 and 4	1.9	2.25	pF
$\frac{C_{d(1V)}}{C_{d(28V)}}$	capacitance ratio	f = 1 MHz	8.2	10	
$\frac{C_{d(19V)}}{C_{d(28V)}}$	capacitance ratio	f = 1 MHz	1.2	–	
$\frac{\Delta C_d}{C_d}$	capacitance matching	V _R = 0.5 to 28 V; in a sequence of 4 diodes (gliding)	–	1	%
		V _R = 0.5 to 28 V; in a sequence of 15 diodes (gliding)	–	2	%

Note

1. V_R is the value at which C_d = 9 pF.



LIMITING VALUES




In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _R	continuous reverse voltage	–	30	V
I _F	continuous forward current	–	20	mA
T _{stg}	storage temperature	–55	+150	°C
T _j	operating junction temperature	–55	+125	°C

UHF variable capacitance diode

BB149

GRAPHICAL DATA



UHF variable capacitance diode


BB149A

FEATURES

- Excellent linearity
- Excellent matching to 2% DMA
- Very small plastic SMD package
- C28: 2.1 pF; ratio 9
- Low series resistance.

DESCRIPTION

The BB149A is a planar technology variable capacitance diode, in a SOD323 very small plastic SMD package. The excellent matching performance is achieved by gliding matching and a direct matching assembly procedure.



APPLICATIONS

- Electronic tuning in UHF television tuners
- Voltage controlled oscillators (VCO).

PINNING

PIN	DESCRIPTION
1	cathode
2	anode

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_R	continuous reverse voltage		–	30	V
V_{Rp}	peak reverse voltage	in series with a 10 k Ω resistor	–	35	V
I_F	continuous forward current		–	20	mA
T_{stg}	storage temperature		–55	+150	°C
T_j	operating junction temperature		–55	+125	°C

ELECTRICAL CHARACTERISTICS




$T_j = 25\text{ °C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_R	reverse current	$V_R = 30\text{ V}$; see Fig.3	–	–	10	nA
		$V_R = 30\text{ V}$; $T_j = 85\text{ °C}$; see Fig.3	–	–	200	nA
r_s	diode series resistance	$f = 470\text{ MHz}$; V_R is the value at which $C_d = 9\text{ pF}$	–	0.6	0.75	Ω
C_d	diode capacitance	$V_R = 1\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	18.22	–	21.26	pF
		$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	1.951	–	2.225	pF
$\frac{C_{d(1V)}}{C_{d(2V)}}$	capacitance ratio	$f = 1\text{ MHz}$	–	1.27	–	
$\frac{C_{d(1V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	8.45	–	10.9	
$\frac{C_{d(25V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	–	1.05	–	
$\frac{\Delta C_d}{C_d}$	capacitance matching	$V_R = 1\text{ to }28\text{ V}$; in a sequence of 15 diodes (gliding)	–	–	2	%

UHF variable capacitance diode

BB149A

GRAPHICAL DATA



Low-voltage variable capacitance diode

BB151

FEATURES

- Very low capacitance spread
- Excellent linearity
- Very small plastic SMD package
- C3: 10.6 pF; ratio: 1.53
- Very low series resistance.

APPLICATIONS


- Voltage controlled oscillators (VCO).

DESCRIPTION

The BB151 is a variable capacitance diode, fabricated in planar technology, and encapsulated in the SOD323 very small plastic SMD package.

PINNING

PIN	DESCRIPTION
1	cathode
2	anode



Marking code: PA.
Cathode side indicated by a bar.

Fig.1 Simplified outline (SOD323) and symbol.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_R	continuous reverse voltage	–	10	V
I_F	continuous forward current	–	20	mA
T_{stg}	storage temperature	–55	+150	°C
T_j	operating junction temperature	–55	+150	°C

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ °C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_R	reverse current	$V_R = 10\text{ V}$; see Fig.3	–	–	10	nA
		$V_R = 10\text{ V}$; $T_j = 85\text{ °C}$; see Fig.3	–	–	200	nA
r_s	diode series resistance	$f = 470\text{ MHz}$; V_R is the value at which $C_d = 9\text{ pF}$	–	0.4	0.55	Ω
C_d	diode capacitance	$f = 1\text{ MHz}$; see Figs 2 and 4	–	–	–	–
		$V_R = 0.5\text{ V}$	–	19.1	–	pF
		$V_R = 1\text{ V}$	15.4	16.2	17	pF
		$V_R = 2\text{ V}$	–	12.8	–	pF
		$V_R = 3\text{ V}$	9.9	10.6	11.3	pF
		$V_R = 4\text{ V}$	–	9	–	pF
$\frac{C_{d(1V)}}{C_{d(3V)}}$	capacitance ratio	$f = 1\text{ MHz}$	1.45	1.53	–	–
$\frac{C_{d(1V)}}{C_{d(4V)}}$	capacitance ratio	$f = 1\text{ MHz}$	–	1.8	–	–

Low-voltage variable capacitance diode

BB151

GRAPHICAL DATA




Fig.2 Diode capacitance as a function of reverse voltage; typical values.




Fig.3 Reverse current as a function of junction temperature; maximum values.




Fig.4 Temperature coefficient of diode capacitance as a function of reverse voltage; typical values.

VHF variable capacitance diode

BB152

FEATURES

- High linearity
- Excellent matching to 2% DMA
- Very small plastic SMD package
- C28: 2.7 pF; ratio: 22
- Low series resistance.

APPLICATIONS


- Electronic tuning in VHF television tuners, band A up to 160 MHz
- Voltage controlled oscillators (VCO).

DESCRIPTION

The BB152 is a planar technology variable capacitance diode, in a SOD323 package. The excellent matching performance is achieved by gliding matching and a direct matching assembly procedure.

PINNING

PIN	DESCRIPTION
1	cathode
2	anode



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_R	continuous reverse voltage		–	32	V
V_{RM}	peak reverse voltage	in series with a 10 k Ω resistor	–	35	V
I_F	continuous forward current		–	20	mA
T_{stg}	storage temperature		–55	+150	°C
T_j	operating junction temperature		–55	+125	°C

ELECTRICAL CHARACTERISTICS




$T_j = 25\text{ °C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_R	reverse current	$V_R = 30\text{ V}$; see Fig.3	–	–	10	nA
		$V_R = 30\text{ V}$; $T_j = 85\text{ °C}$; see Fig.3	–	–	200	nA
r_s	diode series resistance	$f = 100\text{ MHz}$; V_R is the value at which $C_d = 30\text{ pF}$	–	1	1.2	Ω
C_d	diode capacitance	$V_R = 1\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	52	–	62	pF
		$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	2.48	–	2.89	pF
$\frac{C_{d(1V)}}{C_{d(2V)}}$	capacitance ratio	$f = 1\text{ MHz}$	–	1.31	–	
$\frac{C_{d(1V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	20.6	–	–	
$\frac{C_{d(25V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	–	1.05	–	
$\frac{\Delta C_d}{C_d}$	capacitance matching	$V_R = 1\text{ to }28\text{ V}$; in a sequence of 15 diodes (gliding)	–	–	2	%

VHF variable capacitance diode

BB152

GRAPHICAL DATA



VHF variable capacitance diode

BB153

FEATURES

- Excellent linearity
- Excellent matching to 2% DMA
- Very small plastic SMD package
- C28: 2.6 pF; ratio 15
- Very low series resistance.

APPLICATIONS


- Electronic tuning in VHF television tuners, band B up to 460 MHz
- Voltage controlled oscillators (VCO).

DESCRIPTION

The BB153 is a planar technology variable capacitance diode, in a SOD323 very small plastic SMD package. The excellent matching performance is achieved by gliding matching and a direct matching assembly procedure.

PINNING

PIN	DESCRIPTION
1	cathode
2	anode



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_R	continuous reverse voltage		–	32	V
V_{Rp}	peak reverse voltage	in series with a 10 k Ω resistor	–	35	V
I_F	continuous forward current		–	20	mA
T_{stg}	storage temperature		–55	+150	°C
T_j	operating junction temperature		–55	+125	°C

ELECTRICAL CHARACTERISTICS


$T_j = 25\text{ °C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_R	reverse current	$V_R = 30\text{ V}$; see Fig.3	–	–	10	nA
		$V_R = 30\text{ V}$; $T_j = 85\text{ °C}$; see Fig.3	–	–	200	nA
r_s	diode series resistance	$f = 100\text{ MHz}$; V_R is the value at which $C_d = 30\text{ pF}$	–	0.65	0.8	Ω
C_d	diode capacitance	$V_R = 1\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	34.65	–	42.35	pF
		$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	2.361	–	2.754	pF
$\frac{C_{d(1V)}}{C_{d(2V)}}$	capacitance ratio	$f = 1\text{ MHz}$	–	1.3	–	
$\frac{C_{d(1V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	13.5	–	–	
$\frac{C_{d(25V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	–	1.08	–	
$\frac{\Delta C_d}{C_d}$	capacitance matching	$V_R = 1\text{ to }28\text{ V}$; in a sequence of 15 diodes (gliding)	–	–	2	%

VHF variable capacitance diode

BB153

GRAPHICAL DATA



$f = 1 \text{ MHz}$; $T_j = 25^\circ\text{C}$.

Fig.2 Diode capacitance as a function of reverse voltage; typical values.





Fig.3 Reverse current as a function of junction temperature; maximum values.



$T_j = 0 \text{ to } 85^\circ\text{C}$.

Fig.4 Temperature coefficient of diode capacitance as a function of reverse voltage; typical values.

UHF variable capacitance diode

BB154

FEATURES

- Excellent linearity
- Excellent matching to 2% DMA
- Very small plastic SMD package
- C28: 2.0 pF; ratio: 9.7
- Very low series resistance.

APPLICATIONS

- Electronic tuning in UHF television tuners
- Voltage controlled oscillators (VCO).

DESCRIPTION

The BB154 is a variable capacitance diode, fabricated in planar technology, and encapsulated in the SOD323 very small SMD package.

The excellent matching performance is achieved by gliding matching and a direct matching assembly procedure.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_R	continuous reverse voltage		–	30	V
V_{RM}	peak reverse voltage	in series with a 10 k Ω resistor	–	35	V
I_F	continuous forward current		–	20	mA
T_{stg}	storage temperature		–55	+150	°C
T_j	operating junction temperature		–55	+150	°C


ELECTRICAL CHARACTERISTICS

T_j = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_R	reverse current	V_R = 30 V; see Fig.3	–	–	10	nA
		V_R = 30 V; T_j = 85 °C; see Fig.3	–	–	200	nA
r_s	diode series resistance	f = 470 MHz; V_R is the value at which C_d = 9 pF	–	0.60	0.75	Ω
C_d	diode capacitance	V_R = 1 V; f = 1 MHz; see Figs 2 and 4	18.5	–	21.25	pF
		V_R = 28 V; f = 1 MHz; see Figs 2 and 4	1.9	–	2.2	pF
$\frac{C_{d(1V)}}{C_{d(28V)}}$	capacitance ratio	f = 1 MHz	9.	9.7	11	
$\frac{\Delta C_d}{C_d}$	capacitance matching	V_R = 1 to 28 V; in a sequence of 15 diodes (gliding)	–	–	2	

PINNING

PIN	DESCRIPTION
1	cathode
2	anode



UHF variable capacitance diode

BB154

GRAPHICAL DATA




Fig.2 Diode capacitance as a function of reverse voltage; typical values.




Fig.3 Reverse current as a function of junction temperature; maximum values.




Fig.4 Temperature coefficient of diode capacitance as a function of reverse voltage; typical values.

Low-voltage variable capacitance diode

BB155

FEATURES


- Very low capacitance spread
- Excellent linearity
- Low series resistance
- Very small plastic SMD package.

APPLICATIONS

- Voltage controlled oscillators (VCO), especially in mobile communication equipment.

DESCRIPTION

The BB155 is a variable capacitance diode, fabricated in planar technology, and encapsulated in the SOD323 very small plastic SMD package.



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_R	continuous reverse voltage	–	10	V
I_F	continuous forward current	–	20	mA
T_{stg}	storage temperature	–55	+150	°C
T_j	operating junction temperature	–55	+125	°C

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ °C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_R	reverse current	$V_R = 10\text{ V}$; see Fig.3	–	–	10	nA
		$V_R = 10\text{ V}$; $T_j = 85\text{ °C}$; see Fig.3	–	–	200	nA
r_s	diode series resistance	$f = 100\text{ MHz}$; note 1	–	0.35	0.6	Ω
C_d	diode capacitance	$V_R = 0.34\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	45.2	–	49.8	pF
		$V_R = 2.82\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	24.55	–	26.7	pF


Note

1. V_R is the value at which $C_d = 30\text{ pF}$.

Low-voltage variable capacitance diode

BB155

GRAPHICAL DATA



$f = 1 \text{ MHz}$; $T_j = 25^\circ\text{C}$.

Fig.2 Diode capacitance as a function of reverse voltage; typical values.





Fig.3 Reverse current as a function of junction temperature; maximum values.



$T_j = 0 \text{ to } 85^\circ\text{C}$.

Fig.4 Temperature coefficient of diode capacitance as a function of reverse voltage; typical values.

Low-voltage variable capacitance diode

BB156

FEATURES

- Excellent linearity
- Very small plastic SMD package
- C7.5: 4.8 pF; ratio 3.3
- Very low series resistance.

APPLICATIONS

- Voltage controlled oscillators (VCO).

DESCRIPTION

The BB156 is a planar technology variable capacitance diode, in a SOD323 very small plastic SMD package.


PINNING

PIN	DESCRIPTION
1	cathode
2	anode

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_R	reverse current	$V_R = 10\text{ V}$; see Fig.3	—	—	10	nA
		$V_R = 10\text{ V}$; $T_j = 85\text{ }^{\circ}\text{C}$; see Fig.3	—	—	200	nA
r_s	diode series resistance	$f = 470\text{ MHz}$; V_R is the value at which $C_d = 9\text{ pF}$	—	0.4	0.7	Ω
C_d	diode capacitance	$f = 1\text{ MHz}$; see Figs 2 and 4				
		$V_R = 1\text{ V}$	14.4	16	17.6	pF
		$V_R = 4\text{ V}$	7.6	8.6	9.6	pF
		$V_R = 7.5\text{ V}$	4.2	4.8	5.4	pF
$\frac{C_{d(1V)}}{C_{d(7.5V)}}$	capacitance ratio	$f = 1\text{ MHz}$	2.7	3.3	3.9	



Marking code: PF.
Cathode side indicated by a bar.

Fig.1 Simplified outline (SOD323) and symbol.

LIMITING VALUES




In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_R	continuous reverse voltage	—	10	V
I_F	continuous forward current	—	20	mA
T_{stg}	storage temperature	−55	+150	$^{\circ}\text{C}$
T_j	operating junction temperature	−55	+125	$^{\circ}\text{C}$

Low-voltage variable capacitance diode

BB156

GRAPHICAL DATA



VHF variable capacitance diode

BB158

FEATURES

- Excellent linearity
- Very small plastic SMD package
- C28: 2.6 pF; ratio: 15
- Low series resistance.


APPLICATIONS

- Electronic tuning in VHF television tuners, band B up to 460 MHz
- VCO.

DESCRIPTION

The BB158 is variable capacitance diode, fabricated in planar technology, and encapsulated in the SOD323 very small plastic SMD package.

The matched type, BB148 has the same specification.



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_R	continuous reverse voltage	—	30	V
I_F	continuous forward current	—	20	mA
T_{stg}	storage temperature	−55	+150	°C
T_j	operating junction temperature	−55	+125	°C

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ °C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_R	reverse current	$V_R = 30\text{ V}$; see Fig.3	—	—	10	nA
		$V_R = 30\text{ V}$; $T_j = 85\text{ °C}$; see Fig.3	—	—	200	nA
r_s	diode series resistance	$f = 100\text{ MHz}$; note 1	—	—	0.9	Ω
C_d	diode capacitance	$V_R = 1\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	36.8	—	41.8	pF
		$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	2.4	—	2.75	pF
$\frac{C_{d(1V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	14.5	—	—	




Note

1. V_R is the value at which $C_d = 12\text{ pF}$.

VHF variable capacitance diode

BB158

GRAPHICAL DATA



UHF variable capacitance diode

BB159

FEATURES

- Excellent linearity
- Very small plastic SMD package
- C28: 2.1 pF; ratio 9
- Low series resistance.


APPLICATIONS

- Electronic tuning in UHF television tuners
- VCO.

DESCRIPTION

The BB159 is a variable capacitance diode, fabricated in planar technology, and encapsulated in the SOD323 very small plastic SMD package.

The matched type, BB149 has the same specification.



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_R	continuous reverse voltage	—	30	V
I_F	continuous forward current	—	20	mA
T_{stg}	storage temperature	−55	+150	°C
T_j	operating junction temperature	−55	+125	°C

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ °C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_R	reverse current	$V_R = 30\text{ V}$; see Fig.3	—	—	10	nA
		$V_R = 30\text{ V}$; $T_j = 85\text{ °C}$; see Fig.3	—	—	200	nA
r_s	diode series resistance	$f = 470\text{ MHz}$; note 1	—	—	0.75	Ω
C_d	diode capacitance	$V_R = 1\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	18	—	19.5	pF
		$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	1.9	—	2.25	pF
$\frac{C_{d(1V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	8.2	—	10	
$\frac{C_{d(19V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	1.2	—	—	


Note

1. V_R is the value at which $C_d = 9\text{ pF}$.

UHF variable capacitance diode

BB159

GRAPHICAL DATA



$f = 1 \text{ MHz}$; $T_j = 25^\circ\text{C}$.

Fig.2 Diode capacitance as a function of reverse voltage; typical values.





Fig.3 Reverse current as a function of junction temperature; maximum values.



$T_j = 0 \text{ to } 85^\circ\text{C}$.

Fig.4 Temperature coefficient of diode capacitance as a function of reverse voltage; typical values.

VHF variable capacitance diode

BB164

FEATURES

- High linearity
- Excellent matching to 2% DMA
- Very small plastic SMD package
- C28: 3.3 pF; ratio 21.

APPLICATIONS


- Electronic tuning in VHF television tuners, band A up to 160 MHz
- Voltage controlled oscillators (VCO).

DESCRIPTION

The BB164 is a planar technology variable capacitance diode, in a SOD323 very small plastic SMD package. The excellent matching performance is achieved by gliding matching and a direct matching assembly procedure.

PINNING

PIN	DESCRIPTION
1	cathode
2	anode



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_R	continuous reverse voltage		—	30	V
V_{Rp}	peak reverse voltage	in series with a 10 k Ω resistor	—	35	V
I_F	continuous forward current		—	20	mA
T_{stg}	storage temperature		–55	+150	°C
T_j	operating junction temperature		–55	+125	°C

ELECTRICAL CHARACTERISTICS




$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_R	reverse current	$V_R = 30\text{ V}$; see Fig.3	—	10	nA
		$V_R = 30\text{ V}$; $T_j = 85\text{ }^{\circ}\text{C}$; see Fig.3	—	200	nA
r_s	diode series resistance	$f = 100\text{ MHz}$; V_R is the value at which $C_d = 30\text{ pF}$	—	1.4	Ω
C_d	diode capacitance	$V_R = 1\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	62	76	pF
		$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	2.9	3.4	pF
$\frac{C_{d(1V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	19.5	25	
$\frac{\Delta C_d}{C_d}$	capacitance matching	$V_R = 1\text{ to }28\text{ V}$; in a sequence of 15 diodes (gliding)	—	2	%

VHF variable capacitance diode

BB164

GRAPHICAL DATA



VHF variable capacitance diode

BB178

FEATURES

- Excellent linearity
- Excellent matching to 2% DMA
- Ultra small plastic SMD package
- C28: 2.6 pF; ratio: 15
- Very low series resistance.

DESCRIPTION


The BB178 is a planar technology variable capacitance diode, in a SOD523 (SC-79) package. The excellent matching performance is achieved by gliding matching and a direct matching assembly procedure.

APPLICATIONS

- Electronic tuning in VHF television tuners, band B up to 460 MHz
- Voltage controlled oscillators (VCO).

PINNING

PIN	DESCRIPTION
1	cathode
2	anode



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_R	continuous reverse voltage		–	32	V
V_{RM}	peak reverse voltage	in series with a 10 k Ω resistor	–	35	V
I_F	continuous forward current		–	20	mA
T_{stg}	storage temperature		–55	+150	°C
T_j	operating junction temperature		–55	+125	°C

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_R	reverse current	$V_R = 30\text{ V}$; see Fig.3	–	–	10	nA
		$V_R = 30\text{ V}$; $T_j = 85\text{ }^{\circ}\text{C}$; see Fig.3	–	–	200	nA
r_s	diode series resistance	$f = 100\text{ MHz}$; V_R is the value at which $C_d = 30\text{ pF}$	–	0.65	0.8	Ω
C_d	diode capacitance	$V_R = 1\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	34.65	–	42.35	pF
		$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	2.361	–	2.754	pF
$\frac{C_{d(1V)}}{C_{d(2V)}}$	capacitance ratio	$f = 1\text{ MHz}$	–	1.3	–	
$\frac{C_{d(1V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	13.5	–	–	
$\frac{C_{d(25V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	–	1.08	–	
$\frac{\Delta C_d}{C_d}$	capacitance matching	$V_R = 1\text{ to }28\text{ V}$; in a sequence of 15 diodes (gliding)	–	–	2	%

VHF variable capacitance diode

BB178

GRAPHICAL DATA




Fig.2 Diode capacitance as a function of reverse voltage; typical values.




Fig.3 Reverse current as a function of junction temperature; maximum values.


 $T_j = 0$ to 85 °C.

Fig.4 Temperature coefficient of diode capacitance as a function of reverse voltage; typical values.

UHF variable capacitance diode

BB179

FEATURES

- Excellent linearity
- Excellent matching to 2% DMA
- Ultra small plastic SMD package
- C28: 2.1 pF; ratio: 9
- Low series resistance.

DESCRIPTION


The BB179 is a planar technology variable capacitance diode, in a SOD523 (SC-79) package. The excellent matching performance is achieved by gliding matching and a direct matching assembly procedure.

APPLICATIONS

- Electronic tuning in UHF television tuners
- Voltage controlled oscillators (VCO).

PINNING

PIN	DESCRIPTION
1	cathode
2	anode



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_R	continuous reverse voltage		–	30	V
V_{RM}	peak reverse voltage	in series with a 10 k Ω resistor	–	35	V
I_F	continuous forward current		–	20	mA
T_{stg}	storage temperature		–55	+150	°C
T_j	operating junction temperature		–55	+125	°C

ELECTRICAL CHARACTERISTICS




$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_R	reverse current	$V_R = 30\text{ V}$; see Fig.3	–	–	10	nA
		$V_R = 30\text{ V}$; $T_j = 85\text{ }^{\circ}\text{C}$; see Fig.3	–	–	200	nA
r_s	diode series resistance	$f = 470\text{ MHz}$; V_R is the value at which $C_d = 9\text{ pF}$	–	0.6	0.75	Ω
C_d	diode capacitance	$V_R = 1\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	18.22	–	21.26	pF
		$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	1.951	–	2.225	pF
$\frac{C_{d(1V)}}{C_{d(2V)}}$	capacitance ratio	$f = 1\text{ MHz}$	–	1.27	–	
$\frac{C_{d(1V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	8.45	–	10.9	
$\frac{C_{d(25V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	–	1.05	–	
$\frac{\Delta C_d}{C_d}$	capacitance matching	$V_R = 1\text{ to }28\text{ V}$; in a sequence of 15 diodes (gliding)	–	–	2	%

UHF variable capacitance diode

BB179

GRAPHICAL DATA



UHF variable capacitance diode

BB179B

FEATURES

- Excellent linearity
- Excellent matching to 2% DMA
- Ultra small plastic SMD package
- C28: 2.1 pF; ratio: 9
- Low series resistance.

APPLICATIONS


- Electronic tuning in UHF television tuners
- Voltage controlled oscillators (VCO).

DESCRIPTION

The BB179B is a planar technology variable capacitance diode, in a SOD523 (SC-79) package. The excellent matching performance is achieved by gliding matching and a direct matching assembly procedure.

PINNING

PIN	DESCRIPTION
1	cathode
2	anode



MBK441

Marking code: C.
Orientation of marking code as shown.
Cathode side indicated by a bar.

Fig.1 Simplified outline (SOD523; SC-79) and symbol.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_R	continuous reverse voltage		—	32	V
V_{RM}	peak reverse voltage	in series with a 10 k Ω resistor	—	35	V
I_F	continuous forward current		—	20	mA
T_{stg}	storage temperature		−55	+150	°C
T_j	operating junction temperature		−55	+125	°C

ELECTRICAL CHARACTERISTICS


$T_j = 25\text{ °C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_R	reverse current	$V_R = 30\text{ V}$; see Fig.3	—	—	10	nA
		$V_R = 30\text{ V}$; $T_j = 85\text{ °C}$; see Fig.3	—	—	200	nA
r_s	diode series resistance	$f = 470\text{ MHz}$; V_R is the value at which $C_d = 9\text{ pF}$	—	0.6	0.75	Ω
C_d	diode capacitance	$V_R = 1\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	18.22	—	20	pF
		$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	1.9	—	2.25	pF
$\frac{C_{d(1V)}}{C_{d(2V)}}$	capacitance ratio	$f = 1\text{ MHz}$	—	1.27	—	
$\frac{C_{d(1V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	8.45	—	10	
$\frac{C_{d(25V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	—	1.05	—	
$\frac{\Delta C_d}{C_d}$	capacitance matching	$V_R = 1\text{ to }28\text{ V}$; in a sequence of 15 diodes (gliding)	—	—	2	%

UHF variable capacitance diode

BB179B

GRAPHICAL DATA



$f = 1 \text{ MHz}; T_j = 25^\circ\text{C}.$

Fig.2 Diode capacitance as a function of reverse voltage; typical values.





Fig.3 Reverse current as a function of junction temperature; maximum values.



$T_j = 0 \text{ to } 85^\circ\text{C}.$

Fig.4 Temperature coefficient of diode capacitance as a function of reverse voltage; typical values.

VHF variable capacitance diode

BB181

FEATURES

- Excellent linearity
- Ultra small plastic SMD package
- C28: 1 pF; ratio: 14.

APPLICATIONS


- Electronic tuning in satellite tuners
- Tuneable coupling
- Voltage controlled oscillators (VCO).

DESCRIPTION

The BB181 is a variable capacitance diode, fabricated in planar technology and encapsulated in the SOD523 (SC-79) ultra small plastic SMD package.

PINNING

PIN	DESCRIPTION
1	cathode
2	anode



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_R	continuous reverse voltage	—	30	V
I_F	continuous forward current	—	20	mA
T_{stg}	storage temperature	−55	+150	°C
T_j	operating junction temperature	−55	+150	°C

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ °C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_R	reverse current	$V_R = 30\text{ V}$; see Fig.3	—	10	nA
		$V_R = 30\text{ V}$; $T_j = 85\text{ °C}$; see Fig.3	—	200	nA
r_s	diode series resistance	$f = 470\text{ MHz}$; note 1	—	3	Ω
C_d	diode capacitance	$V_R = 0.5\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	8	17	pF
		$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	0.7	1.055	pF
$\frac{C_{d(0.5V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	12	16	




Note

1. V_R is the value at which $C_d = 9\text{ pF}$.

VHF variable capacitance diode

BB181

GRAPHICAL DATA



VHF variable capacitance diode

BB182

FEATURES

- High linearity
- Excellent matching to 2% DMA
- Ultra small plastic SMD package
- C28: 2.7 pF; ratio: 22
- Low series resistance.

APPLICATIONS


- Electronic tuning in VHF television tuners, band A up to 160 MHz
- Voltage controlled oscillators (VCO).

DESCRIPTION

The BB182 is a planar technology variable capacitance diode, in a SOD523 (SC-79) package. The excellent matching performance is achieved by gliding matching and a direct matching assembly procedure.

PINNING

PIN	DESCRIPTION
1	cathode
2	anode



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_R	continuous reverse voltage		–	32	V
V_{RM}	peak reverse voltage	in series with a 10 k Ω resistor	–	35	V
I_F	continuous forward current		–	20	mA
T_{stg}	storage temperature		–55	+150	°C
T_j	operating junction temperature		–55	+125	°C

ELECTRICAL CHARACTERISTICS




$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_R	reverse current	$V_R = 30\text{ V}$; see Fig.3	–	–	10	nA
		$V_R = 30\text{ V}$; $T_j = 85\text{ }^{\circ}\text{C}$; see Fig.3	–	–	200	nA
r_s	diode series resistance	$f = 100\text{ MHz}$; V_R is the value at which $C_d = 30\text{ pF}$	–	1	1.2	Ω
C_d	diode capacitance	$V_R = 1\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	52	–	62	pF
		$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	2.48	–	2.89	pF
$\frac{C_{d(1V)}}{C_{d(2V)}}$	capacitance ratio	$f = 1\text{ MHz}$	–	1.31	–	
$\frac{C_{d(1V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	20.6	–	–	
$\frac{C_{d(25V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	–	1.05	–	
$\frac{\Delta C_d}{C_d}$	capacitance matching	$V_R = 1\text{ to }28\text{ V}$; in a sequence of 15 diodes (gliding)	–	–	2	%

VHF variable capacitance diode

BB182

GRAPHICAL DATA



VHF variable capacitance double diode

BB804

FEATURES

- Selected capacitance range
- Small plastic SMD package
- C8: 26 pF; ratio: 1.7
- Low series resistance.

MARKING

TYPE NUMBER	CODE
BB804	SF5
BB804W	SF2

PINNING

PIN	DESCRIPTION
1	anode (a ₁)
2	anode (a ₂)
3	common cathode

APPLICATIONS

- Electronic tuning in FM radio applications.

DESCRIPTION

The BB804 is a variable capacitance double diode with a common cathode, fabricated in planar technology, and encapsulated in the SOT23 small plastic SMD package.




Fig.1 Simplified outline (SOT23) and symbol.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
Per diode				
V_R	continuous reverse voltage	—	18	V
I_F	continuous forward current	—	50	mA
T_{stg}	storage temperature	–55	+150	°C
T_j	operating junction temperature	–55	+125	°C

VHF variable capacitance double diode

BB804

ELECTRICAL CHARACTERISTICS $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Per diode						
I_R	reverse current	$V_R = 16\text{ V}$; see Fig.3	—	—	20	nA
		$V_R = 16\text{ V}$; $T_j = 60\text{ }^{\circ}\text{C}$; see Fig.3	—	—	200	nA
r_s	diode series resistance	$f = 100\text{ MHz}$; note 1	—	0.2	—	Ω
C_d	diode capacitance	$V_R = 2\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	42	—	46.5	pF
		$V_R = 2\text{ V}$; $f = 1\text{ MHz}$; white 2; see Figs 2 and 4	44	—	45.5	pF
$\frac{C_{d(2V)}}{C_{d(8V)}}$	capacitance ratio	$f = 1\text{ MHz}$	1.65	—	1.75	




Note

1. V_R is the value at which $C_d = 38\text{ pF}$.

VHF variable capacitance double diode

BB804

GRAPHICAL DATA



VHF variable capacitance diode

BB901

FEATURES


- Excellent linearity
- Small plastic SMD package
- C28: 1 pF; ratio: 13.5

APPLICATIONS

- Electronic tuning in satellite tuners
- Tunable coupling
- VCO.

DESCRIPTION

The BB901 is a variable capacitance diode, fabricated in planar technology, and encapsulated in the SOT23 small plastic SMD package.



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_R	continuous reverse voltage	—	28	V
I_F	continuous forward current	—	20	mA
T_{stg}	storage temperature	−55	+150	°C
T_j	operating junction temperature	−55	+125	°C

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ °C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_R	reverse current	$V_R = 28\text{ V}$; see Fig.3	—	—	10	nA
		$V_R = 28\text{ V}$; $T_j = 85\text{ °C}$; see Fig.3	—	—	200	nA
r_s	diode series resistance	$f = 100\text{ MHz}$; note 1	—	—	3	Ω
C_d	diode capacitance	$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	—	—	1.055	pF
$\frac{C_d(0.5V)}{C_d(28V)}$	capacitance ratio	$f = 1\text{ MHz}$	12	—	—	




Note

1. V_R is the value at which $C_d = 10\text{ pF}$.

VHF variable capacitance diode

BB901

GRAPHICAL DATA



UHF variable capacitance diode

BBY31

FEATURES


- Excellent linearity
- Small plastic SMD package
- C28: 1.9 pF; ratio: 8.3.

APPLICATIONS

- Electronic tuning in UHF television tuners
- VCO.

DESCRIPTION

The BBY31 is a variable capacitance diode, fabricated in planar technology, and encapsulated in the SOT23 small plastic SMD package.



Marking code: S1.

Fig.1 Simplified outline (SOT23), pin configuration and symbol.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_R	continuous reverse voltage	—	30	V
I_F	continuous forward current	—	20	mA
T_{stg}	storage temperature	–55	+150	°C
T_j	operating junction temperature	–55	+125	°C

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ °C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_R	reverse current	$V_R = 28\text{ V}$; see Fig.3	—	—	10	nA
		$V_R = 28\text{ V}$; $T_j = 85\text{ °C}$; see Fig.3	—	—	200	nA
r_s	diode series resistance	$f = 470\text{ MHz}$; note 1	—	—	1.2	Ω
C_d	diode capacitance	$V_R = 1\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	—	16.5	—	pF
		$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	1.6	—	2	pF
$\frac{C_{d(1V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	—	8.3	—	




Note

1. V_R is the value at which $C_d = 9\text{ pF}$.

UHF variable capacitance diode

BBY31

GRAPHICAL DATA



UHF variable capacitance double diode

BBY39

FEATURES


- Excellent linearity
- Small plastic SMD package
- C28: 1.9 pF; ratio: 8.3.

APPLICATIONS

- Electronic tuning in UHF television tuners
- VCO.

DESCRIPTION

The BBY39 is a variable capacitance double diode with a common cathode, fabricated in planar technology, and encapsulated in the SOT23 small plastic SMD package.



Marking code: S12.

Fig.1 Simplified outline (SOT23), pin configuration and symbol.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_R	continuous reverse voltage	–	30	V
I_F	continuous forward current	–	20	mA
T_{stg}	storage temperature	–55	+150	°C
T_j	operating junction temperature	–55	+125	°C

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ °C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_R	reverse current	$V_R = 28\text{ V}$; see Fig.3	–	–	10	nA
		$V_R = 28\text{ V}$; $T_j = 85\text{ °C}$; see Fig.3	–	–	200	nA
r_s	diode series resistance	$f = 470\text{ MHz}$; note 1	–	–	1.2	Ω
C_d	diode capacitance	$V_R = 1\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	–	16.5	–	pF
		$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	1.6	–	2	pF
$\frac{C_{d(1V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	8	–	–	

Note

1. V_R is the value at which $C_d = 9\text{ pF}$.

UHF variable capacitance double diode

BBY39

GRAPHICAL DATA


 $f = 1$ MHz; $T_j = 25^\circ\text{C}$.

Fig.2 Diode capacitance as a function of reverse voltage; typical values.




Fig.3 Reverse current as a function of junction temperature; maximum values.




Fig.4 Temperature coefficient of diode capacitance as a function of reverse voltage; typical values.

VHF variable capacitance diode

BBY40

FEATURES

- Excellent linearity
- Small plastic SMD package
- C25: 4.6 pF; ratio: 5.5.

APPLICATIONS

- Electronic tuning in VHF television tuners, band A up to 160 MHz.

DESCRIPTION

The BBY40 is a variable capacitance diode, fabricated in planar technology, and encapsulated in the SOT23 small plastic SMD package.




Fig.1 Simplified outline (SOT23), pin configuration and symbol.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_R	continuous reverse voltage	—	30	V
I_F	continuous forward current	—	20	mA
T_{stg}	storage temperature	–55	+150	°C
T_j	operating junction temperature	–55	+125	°C

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ °C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_R	reverse current	$V_R = 28\text{ V}$; see Fig.3	—	—	10	nA
		$V_R = 28\text{ V}$; $T_j = 85\text{ °C}$; see Fig.3	—	—	200	nA
r_s	diode series resistance	$f = 200\text{ MHz}$; note 1	—	—	0.7	Ω
C_d	diode capacitance	$V_R = 3\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	26	—	32	pF
		$V_R = 25\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	4.3	—	6	pF
$\frac{C_{d(3V)}}{C_{d(25V)}}$	capacitance ratio	$f = 1\text{ MHz}$	5	—	6.5	




Note

1. V_R is the value at which $C_d = 25\text{ pF}$.

VHF variable capacitance diode

BBY40

GRAPHICAL DATA



VHF variable capacitance diode

BBY42

FEATURES


- Excellent linearity
- Small plastic SMD package
- C28: 2.7 pF; ratio: 14.

APPLICATIONS

- Electronic tuning in VHF television tuners, band B up to 460 MHz
- VCO.

DESCRIPTION

The BBY42 is a variable capacitance diode, fabricated in planar technology, and encapsulated in the SOT23 small plastic SMD package.



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_R	continuous reverse voltage	—	30	V
I_F	continuous forward current	—	20	mA
T_{stg}	storage temperature	–55	+150	°C
T_j	operating junction temperature	–55	+125	°C

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ °C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_R	reverse current	$V_R = 28\text{ V}$; see Fig.3	—	—	10	nA
		$V_R = 28\text{ V}$; $T_j = 85\text{ °C}$; see Fig.3	—	—	200	nA
r_s	diode series resistance	$f = 100\text{ MHz}$; note 1	—	—	1	Ω
C_d	diode capacitance	$V_R = 1\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	31	—	—	pF
		$V_R = 3\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	—	24	—	pF
		$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	2.4	—	3	pF
$\frac{C_{d(1V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	12	—	16	

Note

1. V_R is the value at which $C_d = 30\text{ pF}$.

VHF variable capacitance diode

BBY42

GRAPHICAL DATA


 $f = 1 \text{ MHz}; T_j = 25^\circ\text{C}.$

Fig.2 Diode capacitance as a function of reverse voltage; typical values.




Fig.3 Reverse current as a function of junction temperature; maximum values.




Fig.4 Temperature coefficient of diode capacitance as a function of reverse voltage; typical values.

UHF variable capacitance double diode

BBY62

FEATURES

- Excellent linearity
- Small plastic SMD package
- C28:1.9 pF; ratio: 8.3.

APPLICATIONS

- Electronic tuning in UHF television tuners
- VCO.

DESCRIPTION

The BBY62 is a variable capacitance double diode, fabricated in planar technology, and encapsulated in the SOT143 small plastic SMD package.

The diodes are not electrically connected to one another.




Fig.1 Simplified outline (SOT143), pin configuration and symbol.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_R	continuous reverse voltage	–	30	V
I_F	continuous forward current	–	20	mA
T_{stg}	storage temperature	–55	+150	°C
T_j	operating junction temperature	–55	+125	°C

ELECTRICAL CHARACTERISTICS

$T_j = 25\text{ °C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_R	reverse current	$V_R = 28\text{ V}$; see Fig.3	–	–	10	nA
		$V_R = 28\text{ V}$; $T_j = 85\text{ °C}$; see Fig.3	–	–	200	nA
r_s	diode series resistance	$f = 470\text{ MHz}$; note 1	–	–	1.2	Ω
C_d	diode capacitance	$V_R = 1\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	–	16.5	–	pF
		$V_R = 28\text{ V}$; $f = 1\text{ MHz}$; see Figs 2 and 4	1.6	–	2	pF
$\frac{C_{d(1V)}}{C_{d(28V)}}$	capacitance ratio	$f = 1\text{ MHz}$	–	8.3	–	




Note

1. V_R is the value at which $C_d = 9\text{ pF}$.

UHF variable capacitance double diode

BBY62

GRAPHICAL DATA



FIELD-EFFECT TRANSISTORS

DEVICE DATA

in alphanumeric sequence

N-channel silicon field-effect transistors BF245A; BF245B; BF245C

FEATURES

- Interchangeability of drain and source connections
- Frequencies up to 700 MHz.

APPLICATIONS

- LF, HF and DC amplifiers.

DESCRIPTION

General purpose N-channel symmetrical junction field-effect transistors in a plastic TO-92 variant package.

CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

PINNING

PIN	SYMBOL	DESCRIPTION
1	d	drain
2	s	source
3	g	gate




Fig.1 Simplified outline (TO-92 variant) and symbol.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{DS}	drain-source voltage		–	–	± 30	V
V_{GSoff}	gate-source cut-off voltage	$I_D = 10 \text{ nA}$; $V_{DS} = 15 \text{ V}$	–0.25	–	–8	V
V_{GSO}	gate-source voltage	open drain	–	–	–30	V
I_{DSS}	drain current	$V_{DS} = 15 \text{ V}$; $V_{GS} = 0$				
	BF245A		2	–	6.5	mA
	BF245B		6	–	15	mA
	BF245C		12	–	25	mA
P_{tot}	total power dissipation	$T_{amb} = 75 \text{ }^\circ\text{C}$	–	–	300	mW
$ y_{fs} $	forward transfer admittance	$V_{DS} = 15 \text{ V}$; $V_{GS} = 0$; $f = 1 \text{ kHz}$; $T_{amb} = 25 \text{ }^\circ\text{C}$	3	–	6.5	mS
C_{rs}	reverse transfer capacitance	$V_{DS} = 20 \text{ V}$; $V_{GS} = -1 \text{ V}$; $f = 1 \text{ MHz}$; $T_{amb} = 25 \text{ }^\circ\text{C}$	–	1.1	–	pF

N-channel silicon field-effect transistors

BF245A; BF245B; BF245C

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	± 30	V
V_{GDO}	gate-drain voltage	open source	–	–30	V
V_{GSO}	gate-source voltage	open drain	–	–30	V
I_D	drain current		–	25	mA
I_G	gate current		–	10	mA
P_{tot}	total power dissipation	up to $T_{amb} = 75\text{ }^{\circ}\text{C}$;	–	300	mW
		up to $T_{amb} = 90\text{ }^{\circ}\text{C}$; note 1	–	300	mW
T_{stg}	storage temperature		–65	+150	$^{\circ}\text{C}$
T_j	operating junction temperature		–	150	$^{\circ}\text{C}$

Note

- Device mounted on a printed-circuit board, minimum lead length 3 mm, mounting pad for drain lead minimum 10 mm $\times$ 10 mm.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient	in free air	250	K/W
	thermal resistance from junction to ambient		200	K/W

STATIC CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)GSS}$	gate-source breakdown voltage	$I_G = -1\text{ }\mu\text{A}$; $V_{DS} = 0$	–30	–	V
V_{GSoff}	gate-source cut-off voltage	$I_D = 10\text{ nA}$; $V_{DS} = 15\text{ V}$	–0.25	–8.0	V
V_{GS}	gate-source voltage	$I_D = 200\text{ }\mu\text{A}$; $V_{DS} = 15\text{ V}$			
	BF245A		–0.4	–2.2	V
	BF245B		–1.6	–3.8	V
	BF245C		–3.2	–7.5	V
I_{DSS}	drain current	$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; note 1			
	BF245A		2	6.5	mA
	BF245B		6	15	mA
	BF245C		12	25	mA
I_{GSS}	gate cut-off current	$V_{GS} = -20\text{ V}$; $V_{DS} = 0$	–	–5	nA
		$V_{GS} = -20\text{ V}$; $V_{DS} = 0$; $T_j = 125\text{ }^{\circ}\text{C}$	–	–0.5	μA

Note

- Measured under pulse conditions: $t_p = 300\text{ }\mu\text{s}$; $\delta \leq 0.02$.



N-channel silicon field-effect transistors

BF245A; BF245B; BF245C

DYNAMIC CHARACTERISTICS


Common source; $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{is}	input capacitance	$V_{\text{DS}} = 20\text{ V}; V_{\text{GS}} = -1\text{ V}; f = 1\text{ MHz}$	–	4	–	pF
C_{rs}	reverse transfer capacitance	$V_{\text{DS}} = 20\text{ V}; V_{\text{GS}} = -1\text{ V}; f = 1\text{ MHz}$	–	1.1	–	pF
C_{os}	output capacitance	$V_{\text{DS}} = 20\text{ V}; V_{\text{GS}} = -1\text{ V}; f = 1\text{ MHz}$	–	1.6	–	pF
g_{is}	input conductance	$V_{\text{DS}} = 15\text{ V}; V_{\text{GS}} = 0; f = 200\text{ MHz}$	–	250	–	μS
g_{os}	output conductance	$V_{\text{DS}} = 15\text{ V}; V_{\text{GS}} = 0; f = 200\text{ MHz}$	–	40	–	μS
$ y_{\text{fs}} $	forward transfer admittance	$V_{\text{DS}} = 15\text{ V}; V_{\text{GS}} = 0; f = 1\text{ kHz}$	3	–	6.5	mS
		$V_{\text{DS}} = 15\text{ V}; V_{\text{GS}} = 0; f = 200\text{ MHz}$	–	6	–	mS
$ y_{\text{rs}} $	reverse transfer admittance	$V_{\text{DS}} = 15\text{ V}; V_{\text{GS}} = 0; f = 200\text{ MHz}$	–	1.4	–	mS
$ y_{\text{os}} $	output admittance	$V_{\text{DS}} = 15\text{ V}; V_{\text{GS}} = 0; f = 1\text{ kHz}$	–	25	–	μS
f_{gfs}	cut-off frequency	$V_{\text{DS}} = 15\text{ V}; V_{\text{GS}} = 0; g_{\text{fs}} = 0.7\text{ of its value at } 1\text{ kHz}$	–	700	–	MHz
F	noise figure	$V_{\text{DS}} = 15\text{ V}; V_{\text{GS}} = 0; f = 100\text{ MHz};$ $R_{\text{G}} = 1\text{ k}\Omega$ (common source); input tuned to minimum noise	–	1.5	–	dB




N-channel silicon field-effect transistors

BF245A; BF245B; BF245C




$V_{DS} = 15 \text{ V}$; $T_j = 25^\circ\text{C}$.

Fig. 4 Output characteristics for BF245A; typical values.




$V_{DS} = 15 \text{ V}$; $T_j = 25^\circ\text{C}$.

Fig. 5 Transfer characteristics for BF245B; typical values.



$V_{DS} = 15 \text{ V}$; $T_j = 25^\circ\text{C}$.

Fig. 6 Output characteristics for BF245B; typical values.




$V_{DS} = 15 \text{ V}$; $T_j = 25^\circ\text{C}$.

Fig. 7 Transfer characteristics for BF245C; typical values.


N-channel silicon field-effect transistors

BF245A; BF245B; BF245C




$V_{DS} = 15\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$.

Fig.8 Output characteristics for BF245C; typical values.




$V_{DS} = 15\text{ V}$.

Fig.9 Drain current as a function of junction temperature; typical values for BF245A.



$V_{DS} = 15\text{ V}$.

Fig.10 Drain current as a function of junction temperature; typical values for BF245B.




$V_{DS} = 15\text{ V}$.

Fig.11 Drain current as a function of junction temperature; typical values for BF245C.


N-channel silicon field-effect transistors

BF245A; BF245B; BF245C




$V_{DS} = 15$ V; $V_{GS} = 0$; $T_{amb} = 25$ °C.

Fig.12 Input admittance; typical values.




$V_{DS} = 15$ V; $V_{GS} = 0$; $T_{amb} = 25$ °C.

Fig.13 Common source reverse admittance as a function of frequency; typical values.



$V_{DS} = 15$ V; $V_{GS} = 0$; $T_{amb} = 25$ °C.

Fig.14 Common-source forward transfer admittance as a function of frequency; typical values.




$V_{DS} = 15$ V; $V_{GS} = 0$; $T_{amb} = 25$ °C.

Fig.15 Common-source output admittance as a function of frequency; typical values.


N-channel silicon field-effect transistors

BF245A; BF245B; BF245C




$V_{DS} = 20$ V; $f = 1$ MHz; $T_{amb} = 25$ °C.

Fig.16 Input capacitance as a function of gate-source voltage; typical values.




$V_{DS} = 20$ V; $f = 1$ MHz; $T_{amb} = 25$ °C.

Fig.17 Reverse transfer capacitance as a function of gate-source voltage; typical values.



$V_{DS} = 15$ V; $f = 1$ kHz; $T_{amb} = 25$ °C.

Fig.18 Forward transfer admittance as a function of drain current; typical values.




$V_{DS} = 15$ V; $T_j = 25$ °C.

Fig.19 Gate-source cut-off voltage as a function of drain current; typical values.


N-channel silicon field-effect transistors

BF245A; BF245B; BF245C



$V_{DS} = 0$; $f = 1$ kHz; $T_{amb} = 25$ °C.

Fig.20 Drain-source on-state resistance as a function of gate-source voltage; typical values.



$V_{DS} = 15$ V; $V_{GS} = 0$; $R_G = 1$ $k\Omega$; $T_{amb} = 25$ °C.
Input tuned to minimum noise.

Fig.21 Noise figure as a function of frequency; typical values.

N-channel silicon field-effect transistors

BF410A to D

DESCRIPTION

Asymmetrical N-channel planar epitaxial junction field-effect transistors in a plastic TO-92 variant; intended for applications up to the VHF range.

These FETs can be supplied in four I_{DSS} groups. Special features are the low feedback capacitance and the low noise figure. Thanks to these special features the BF410 is very suitable for applications such as the RF stages in FM portables (type A), car radios (type B) and mains radios (type C) or the mixer stage (type D).

PINNING - TO-92 VARIANT

- 1 = drain
- 2 = source
- 3 = gate




Fig.1 Simplified outline and symbol

QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	20	V			
Drain current (DC or average)	I_D	max.	30	mA			
Total power dissipation up to $T_{amb} = 75\text{ }^{\circ}\text{C}$	P_{tot}	max.	300	mW			
			BF410A	B	C	D	
Drain current $V_{DS} = 10\text{ V}; V_{GS} = 0$	I_{DSS}	min.	0.7	2.5	6	10	mA
		max.	3.0	7.0	12	18	mA
Transfer admittance $V_{DS} = 10\text{ V}; V_{GS} = 0; f = 1\text{ kHz}$	$ y_{fs} $	min.	2.5	4	6	7	mS
Feedback capacitance $V_{DS} = 10\text{ V}; V_{GS} = 0$	C_{rs}	typ.	0.5	0.5	—	—	pF
$V_{DS} = 10\text{ V}; I_D = 5\text{ mA}$	C_{rs}	typ.	—	—	0.5	0.5	pF
Noise figure at optimum source admittance $G_S = 1\text{ mS}; -B_S = 3\text{ mS}; f = 100\text{ MHz}$							
$V_{DS} = 10\text{ V}; V_{GS} = 0$	F	typ.	1.5	1.5	—	—	dB
$V_{DS} = 10\text{ V}; I_D = 5\text{ mA}$	F	typ.	—	—	1.5	1.5	dB

N-channel silicon field-effect transistors

BF410A to D

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	20 V
Drain-gate voltage (open source)	V_{DGO}	max.	20 V
Drain current (DC or average)	I_D	max.	30 mA
Gate current	$\pm I_G$	max.	10 mA
Total power dissipation up to $T_{amb} = 75\text{ }^{\circ}\text{C}$	P_{tot}	max.	300 mW
Storage temperature range	T_{stg}		-65 to +150 $^{\circ}\text{C}$
Junction temperature	T_j	max.	150 $^{\circ}\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air	$R_{th\ j-a}$	=	250 K/W
--------------------------------------	---------------	---	---------

STATIC CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$

		BF410A	B	C	D	
Gate cut-off current						
$-V_{GS} = 0.2\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max.	10	10	10	nA
Gate-drain breakdown voltage						
$I_S = 0; -I_D = 10\text{ }\mu\text{A}$	$-V_{(BR)GDO}$	min.	20	20	20	V
Drain current						
$V_{DS} = 10\text{ V}; V_{GS} = 0$	I_{DSS}	min.	0.7	2.5	6	10 mA
		max.	3.0	7.0	12	18 mA
Gate-source cut-off voltage						
$I_D = 10\text{ }\mu\text{A}; V_{DS} = 10\text{ V}$	$-V_{(P)GS}$	typ.	0.8	1.5	2.2	3 V

N-channel silicon field-effect transistors

BF410A to D

DYNAMIC CHARACTERISTICS

Measuring conditions (common source): $V_{DS} = 10\text{ V}$; $V_{GS} = 0$; $T_{amb} = 25\text{ }^{\circ}\text{C}$ for BF410A and B
 $V_{DS} = 10\text{ V}$; $I_D = 5\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$ for BF410C and D

y-parameters (common source)

			BF410A	B	C	D
Input capacitance at $f = 1\text{ MHz}$	C_{is}	max.	5	5	5	5 pF
Input conductance at $f = 100\text{ MHz}$	g_{is}	typ.	100	90	60	50 μS
Feedback capacitance at $f = 1\text{ MHz}$	C_{rs}	typ.	0.5	0.5	0.5	0.5 pF
		max.	0.7	0.7	0.7	0.7 pF
Transfer admittance at $f = 1\text{ kHz}$	$ y_{fs} $	min.	2.5	4.0	4.0	3.5 mS
					6.0	7.0 mS
$V_{GS} = 0$ instead of $I_D = 5\text{ mA}$	$ y_{fs} $	min.	—	—	6.0	7.0 mS
Transfer admittance at $f = 100\text{ MHz}$	$ y_{fs} $	typ.	3.5	5.5	5.0	5.0 mS
Output capacitance at $f = 1\text{ MHz}$	C_{os}	max.	3	3	3	3 pF
Output conductance at $f = 1\text{ MHz}$	g_{os}	max.	60	80	100	120 μS
Output conductance at $f = 100\text{ MHz}$	g_{os}	typ.	35	55	70	90 μS

Noise figure at optimum source admittance

$G_S = 1\text{ mS}$; $-B_S = 3\text{ mS}$; $f = 100\text{ MHz}$ F typ. 1.5 1.5 1.5 1.5 dB




Fig.2 $V_{GS} = 0$ for BF410A and BF410B;
 $I_D = 5\text{ mA}$ for BF410C and BF410D;
 $f = 1\text{ MHz}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.




Fig.3 $V_{DS} 10\text{ V}$; $f = 1\text{ kHz}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; typical values.

N-channel silicon field-effect transistors

BF510 to 513

DESCRIPTION


Asymmetrical N-channel planar epitaxial junction field-effect transistors in the miniature plastic envelope intended for applications up to the v.h.f. range in hybrid thick and thin-film circuits. Special features are the low feedback capacitance and the low noise figure. These features make the product very suitable for applications such as the r.f. stages in f.m. portables (BF510), car radios (BF511) and mains radios (BF512) or the mixer stage (BF513).

PINNING - SOT23

- 1 = gate
- 2 = drain
- 3 = source

MARKING CODE

- BF510 = S6p
- BF511 = S7p
- BF512 = S8p
- BF513 = S9p



QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	20	V			
Drain current (DC or average)	I_D	max.	30	mA			
Total power dissipation up to $T_{amb} = 40\text{ }^{\circ}\text{C}$	P_{tot}	max.	250	mW			
			BF510	511	512	513	
Drain current	I_{DSS}	$>$	0.7	2.5	6	10	mA
$V_{DS} = 10\text{ V}; V_{GS} = 0$	I_{DSS}	$<$	3.0	7.0	12	18	mA
Transfer admittance (common source)	$ y_{fs} $	$>$	2.5	4	6	7	mS
$V_{DS} = 10\text{ V}; V_{GS} = 0; f = 1\text{ kHz}$							
Feedback capacitance	C_{rs}	typ.	0.3	0.3	—	—	pF
$V_{DS} = 10\text{ V}; V_{GS} = 0$	C_{rs}	typ.	—	—	0.3	0.3	pF
$V_{DS} = 10\text{ V}; I_D = 5\text{ mA}$							
Noise figure at optimum source admittance	F	typ.	1.5	1.5	—	—	dB
$G_S = 1\text{ mS}; -B_S = 3\text{ mS}; f = 100\text{ MHz}$							
$V_{DS} = 10\text{ V}; V_{GS} = 0$	F	typ.	—	—	1.5	1.5	dB
$V_{DS} = 10\text{ V}; I_D = 5\text{ mA}$							

N-channel silicon field-effect transistors

BF510 to 513

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	20 V
Drain-gate voltage (open source)	V_{DGO}	max.	20 V
Drain current (DC or average)	I_D	max.	30 mA
Gate current	$\pm I_G$	max.	10 mA
Total power dissipation up to $T_{amb} = 40\text{ }^{\circ}\text{C}$ (note 1)	P_{tot}	max.	250 mW
Storage temperature range	T_{stg}		-65 to + 150 $^{\circ}\text{C}$
Junction temperature	T_j	max.	150 $^{\circ}\text{C}$

THERMAL RESISTANCE

From junction to ambient (note 1)	$R_{th\ j-a}$	=	430 K/W
-----------------------------------	---------------	---	---------

Note

1. Mounted on a ceramic substrate of 8 mm × 10 mm × 0.7 mm.

STATIC CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$

			BF510	511	512	513
Gate cut-off current						
$-V_{GS} = 0.2\text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	10	10	10	10 nA
Gate-drain breakdown voltage						
$I_S = 0; -I_D = 10\text{ }\mu\text{A}$	$-V_{(BR)GDO}$	>	20	20	20	20 V
Drain current						
$V_{DS} = 10\text{ V}; V_{GS} = 0$	I_{DSS}	>	0.7	2.5	6	10 mA
		<	3.0	7.0	12	18 mA
Gate-source cut-off voltage						
$I_D = 10\text{ }\mu\text{A}; V_{DS} = 10\text{ V}$	$-V_{(P)GS}$	typ.	0.8	1.5	2.2	3 V

N-channel silicon field-effect transistors

BF510 to 513

DYNAMIC CHARACTERISTICS

Measuring conditions (common source): $V_{DS} = 10\text{ V}$; $V_{GS} = 0$; $T_{amb} = 25\text{ }^{\circ}\text{C}$ for BF510 and BF511
 $V_{DS} = 10\text{ V}$; $I_D = 5\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$ for BF512 and BF513

y-parameters (common source)

		BF510	511	512	513
Input capacitance at $f = 1\text{ MHz}$	C_{is}	< 5	5	5	5 pF
Input conductance at $f = 100\text{ MHz}$	g_{is}	typ. 100	90	60	50 μS
Feedback capacitance at $f = 1\text{ MHz}$	C_{rs}	typ. 0.4	0.4	0.4	0.4 pF
Transfer admittance at $f = 1\text{ kHz}$	$ y_{fs} $	< 2.5	4.0	4.0	3.5 mS
$V_{GS} = 0$ instead of $I_D = 5\text{ mA}$	$ y_{fs} $	> -	-	6.0	7.0 mS
Transfer admittance at $f = 100\text{ MHz}$	$ y_{fs} $	typ. 3.5	5.5	5.0	5.0 mS
Output capacitance at $f = 1\text{ MHz}$	C_{os}	< 3	3	3	3 pF
Output conductance at $f = 1\text{ MHz}$	g_{os}	< 60	80	100	120 μS
Output conductance at $f = 100\text{ MHz}$	g_{os}	typ. 35	55	70	90 μS
Noise figure at optimum source admittance					
$G_S = 1\text{ mS}$; $-B_S = 3\text{ mS}$; $f = 100\text{ MHz}$	F	typ. 1.5	1.5	1.5	1.5 dB




Fig.2 $V_{GS} = 0$ for BF510 and BF511;
 $I_D = 5\text{ mA}$ for BF512 and BF513;
 $f = 1\text{ MHz}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.





Fig.3 $V_{DS} = 10\text{ V}$; $f = 1\text{ kHz}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; typical values.

N-channel silicon field-effect transistors

BF510 to 513



N-channel silicon junction field-effect transistors

BF545A; BF545B; BF545C

FEATURES

- Low leakage level (typ. 500 fA)
- High gain
- Low cut-off voltage (max. 2.2 V for BF545A).

APPLICATIONS


- Impedance converters in e.g. electret microphones and infra-red detectors
- VHF amplifiers in oscillators and mixers.

DESCRIPTION

N-channel symmetrical silicon junction field-effect transistors in a SOT23 package.

PINNING - SOT23

PIN	SYMBOL	DESCRIPTION
1	s	source
2	d	drain
3	g	gate



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	± 30	V
V_{GSoff}	gate-source cut-off voltage	$I_D = 1 \mu A$; $V_{DS} = 15 V$	–0.4	–7.8	V
I_{DSS}	drain current	$V_{GS} = 0$; $V_{DS} = 15 V$			
	BF545A		2	6.5	mA
	BF545B		6	15	mA
	BF545C		12	25	mA
P_{tot}	total power dissipation	up to $T_{amb} = 25 \text{ }^\circ C$	–	250	mW
$ y_{fs} $	forward transfer admittance	$V_{GS} = 0$; $V_{DS} = 15 V$	3	6.5	mS

N-channel silicon junction
field-effect transistors

BF545A; BF545B; BF545C


LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	± 30	V
V_{GSO}	gate-source voltage	open drain	–	–30	V
V_{GDO}	gate-drain voltage (DC)	open source	–	–30	V
I_G	forward gate current (DC)		–	10	mA
P_{tot}	total power dissipation	up to $T_{amb} = 25\text{ }^{\circ}\text{C}$; note 1	–	250	mW
T_{stg}	storage temperature		–65	150	$^{\circ}\text{C}$
T_j	operating junction temperature		–	150	$^{\circ}\text{C}$

Note

1. Device mounted on an FR4 printed-circuit board, maximum lead length 4 mm; mounting pad for the drain lead 10 mm².



N-channel silicon junction field-effect transistors

BF545A; BF545B; BF545C

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient; note 1	500	K/W

Note

- Device mounted on an FR4 printed-circuit board, maximum lead length 4 mm; mounting pad for the drain lead 10 mm².

STATIC CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)GSS}$	gate-source breakdown voltage	$I_G = -1\text{ }\mu\text{A}$; $V_{DS} = 0$	-30	—	—	V
V_{GSoff}	gate-source cut-off voltage	$I_D = 200\text{ }\mu\text{A}$; $V_{DS} = 15\text{ V}$	-0.4	—	-2.2	V
			-1.6	—	-3.8	V
			-3.2	—	-7.8	V
		$I_D = 1\text{ }\mu\text{A}$; $V_{DS} = 15\text{ V}$	-0.4	—	-7.5	V
I_{DSS}	drain current	$V_{GS} = 0$; $V_{DS} = 15\text{ V}$				
			2	—	6.5	mA
			6	—	15	mA
			12	—	25	mA
I_{GSS}	gate leakage current	$V_{GS} = -20\text{ V}$; $V_{DS} = 0$	—	-0.5	-1000	pA
		$V_{GS} = -20\text{ V}$; $V_{DS} = 0$; $T_j = 125\text{ }^{\circ}\text{C}$	—	—	-100	nA
$ y_{fs} $	forward transfer admittance	$V_{GS} = 0$; $V_{DS} = 15\text{ V}$	3	—	6.5	mS
$ y_{os} $	common source output admittance	$V_{GS} = 0$; $V_{DS} = 15\text{ V}$	—	40	—	μS


N-channel silicon junction
field-effect transistors

BF545A; BF545B; BF545C

DYNAMIC CHARACTERISTICS


$T_{amb} = 25\text{ }^{\circ}\text{C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	TYP.	UNIT
C_{is}	input capacitance	$V_{DS} = 15\text{ V}; V_{GS} = -10\text{ V}; f = 1\text{ MHz}$	1.7	pF
		$V_{DS} = 15\text{ V}; V_{GS} = 0; f = 1\text{ MHz}$	3	pF
C_{rs}	reverse transfer capacitance	$V_{DS} = 15\text{ V}; V_{GS} = -10\text{ V}; f = 1\text{ MHz}$	0.8	pF
		$V_{DS} = 15\text{ V}; V_{GS} = 0; f = 1\text{ MHz}$	0.9	pF
g_{is}	common source input conductance	$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 100\text{ MHz}$	15	μS
		$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 450\text{ MHz}$	300	μS
g_{fs}	common source transfer conductance	$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 100\text{ MHz}$	2	mS
		$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 450\text{ MHz}$	1.8	mS
g_{rs}	common source reverse conductance	$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 100\text{ MHz}$	-6	μS
		$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 450\text{ MHz}$	-40	μS
g_{os}	common source output conductance	$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 100\text{ MHz}$	30	μS
		$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 450\text{ MHz}$	60	μS



$V_{DS} = 15\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$.

Fig.3 Drain current as a function of gate-source cut-off voltage; typical values.




$V_{DS} = 15\text{ V}; V_{GS} = 0; T_J = 25\text{ }^{\circ}\text{C}$.

Fig.4 Forward transfer admittance as a function of gate-source cut-off voltage; typical values.


N-channel silicon junction field-effect transistors

BF545A; BF545B; BF545C




$V_{DS} = 15$ V; $V_{GS} = 0$; $T_j = 25$ °C.

Fig.5 Common-source output admittance as a function of gate-source cut-off voltage; typical values.




$V_{DS} = 100$ mV; $V_{GS} = 0$; $T_j = 25$ °C.

Fig.6 Drain-source on-resistance as a function of gate-source cut-off voltage; typical values.



$T_j = 25$ °C.

Fig.7 Typical output characteristics; BF545A.



$V_{DS} = 15$ V; $T_j = 25$ °C.

Fig.8 Typical input characteristics; BF545A.

N-channel silicon junction field-effect transistors

BF545A; BF545B; BF545C


 $T_J = 25\text{ }^{\circ}\text{C}.$

Fig.9 Typical output characteristics; BF545B.


 $V_{DS} = 15\text{ V}; T_J = 25\text{ }^{\circ}\text{C}.$

Fig.10 Typical input characteristics; BF545B.


 $T_J = 25\text{ }^{\circ}\text{C}.$

Fig.11 Typical output characteristics; BF545C.



 $V_{DS} = 15\text{ V}; T_J = 25\text{ }^{\circ}\text{C}.$

Fig.12 Typical input characteristics; BF545C.


N-channel silicon junction field-effect transistors

BF545A; BF545B; BF545C




$V_{DS} = 15 \text{ V}$; $T_J = 25^\circ\text{C}$.

Fig. 13 Drain current as a function of gate-source voltage; typical values for BF545A.




$V_{DS} = 15 \text{ V}$; $T_J = 25^\circ\text{C}$.

Fig. 14 Drain current as a function of gate-source voltage; typical values for BF545B.



$V_{DS} = 15 \text{ V}$; $T_J = 25^\circ\text{C}$.

Fig. 15 Drain current as a function of gate-source voltage; typical values for BF545C.




$I_D = 10 \text{ mA}$ only for BF545B and BF545C; $T_J = 25^\circ\text{C}$.

Fig. 16 Gate current as a function of drain-gate voltage; typical values.


N-channel silicon junction
field-effect transistors

BF545A; BF545B; BF545C




$V_{DS} = 0$; $V_{GS} = -20$ V.

Fig.17 Gate current as a function of junction temperature; typical values.




$V_{DS} = 15$ V; $T_J = 25$ °C.

Fig.18 Reverse transfer capacitance as a function of gate-source voltage; typical values.



$V_{DS} = 15$ V; $T_J = 25$ °C.

Fig.19 Typical input capacitance.




$V_{DS} = 10$ V; $I_D = 1$ mA; $T_{amb} = 25$ °C.

Fig.20 Common-source input admittance; typical values.


N-channel silicon junction field-effect transistors

BF545A; BF545B; BF545C




$V_{DS} = 10 \text{ V}$; $I_D = 1 \text{ mA}$; $T_{amb} = 25 \text{ }^\circ\text{C}$.

Fig.21 Common-source forward transfer admittance; typical values.



$V_{DS} = 10 \text{ V}$; $I_D = 1 \text{ mA}$; $T_{amb} = 25 \text{ }^\circ\text{C}$.

Fig.22 Common-source reverse transfer admittance; typical values.



$V_{DS} = 10 \text{ V}$; $I_D = 1 \text{ mA}$; $T_{amb} = 25 \text{ }^\circ\text{C}$.

Fig.23 Common-source output admittance; typical values.

N-channel silicon junction field-effect transistors

BF556A; BF556B; BF556C

FEATURES

- Low leakage level (typ. 500 fA)
- High gain
- Low cut-off voltage.

APPLICATIONS


- Impedance converters in e.g. electret microphones and infra-red detectors
- VHF amplifiers in oscillators and mixers.

DESCRIPTION

N-channel symmetrical silicon junction field-effect transistors in a SOT23 package.

PINNING - SOT23

PIN	SYMBOL	DESCRIPTION
1	s	source
2	d	drain
3	g	gate'



CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage (DC)		–	±30	V
V_{GSoff}	gate-source cut-off voltage	$I_D = 200 \mu A$; $V_{DS} = 15 V$	–0.5	–7.5	V
I_{DSS}	drain current BF556A BF556B BF556C	$V_{GS} = 0$; $V_{DS} = 15 V$	3 6 11	7 13 18	mA mA mA
P_{tot}	total power dissipation	up to $T_{amb} = 25 \text{ }^{\circ}C$	–	250	mW
$ y_{fs} $	forward transfer admittance	$V_{GS} = 0$; $V_{DS} = 15 V$	4.5	–	mS

N-channel silicon junction field-effect transistors

BF556A; BF556B; BF556C

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage (DC)		–	± 30	V
V_{GSO}	gate-source voltage	open drain	–	–30	V
V_{GDO}	gate-drain voltage (DC)	open source	–	–30	V
I_G	forward gate current (DC)		–	10	mA
P_{tot}	total power dissipation	up to $T_{amb} = 25\text{ }^{\circ}\text{C}$; note 1	–	250	mW
T_{stg}	storage temperature		–65	150	$^{\circ}\text{C}$
T_j	operating junction temperature		–	150	$^{\circ}\text{C}$

Note

- Device mounted on an FR4 printed-circuit board, maximum lead length 4 mm; mounting pad for the drain lead 10 mm².

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient; note 1	500	K/W

Note

- Device mounted on an FR4 printed-circuit board, maximum lead length 4 mm; mounting pad for the drain lead 10 mm².

STATIC CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)GSS}$	gate-source breakdown voltage	$I_G = -1\text{ }\mu\text{A}$; $V_{DS} = 0$	–30	–	–	V
V_{GSoff}	gate-source cut-off voltage	$I_D = 200\text{ }\mu\text{A}$; $V_{DS} = 15\text{ V}$	–0.5	–	–7.5	V
I_{DSS}	drain current BF556A BF556B BF556C	$V_{GS} = 0$; $V_{DS} = 15\text{ V}$	3 6 11	– – –	7 13 18	mA mA mA
I_{GSS}	gate leakage current	$V_{GS} = -20\text{ V}$; $V_{DS} = 0$	–	–0.5	–5000	pA
$ y_{fs} $	forward transfer admittance	$V_{GS} = 0$; $V_{DS} = 15\text{ V}$	4.5	–	–	mS
$ y_{os} $	common source output admittance	$V_{GS} = 0$; $V_{DS} = 15\text{ V}$	–	40	–	μS



N-channel silicon junction
field-effect transistors

BF556A; BF556B; BF556C

DYNAMIC CHARACTERISTICS


T_{amb} = 25 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	TYP.	UNIT
C _{is}	input capacitance	V _{DS} = 15 V; V _{GS} = -10 V; f = 1 MHz	1.7	pF
		V _{DS} = 15 V; V _{GS} = 0; f = 1 MHz	3	pF
C _{rs}	reverse transfer capacitance	V _{DS} = 15 V; V _{GS} = -10 V; f = 1 MHz	0.8	pF
		V _{DS} = 15 V; V _{GS} = 0; f = 1 MHz	0.9	pF
g _{is}	common source input conductance	V _{DS} = 10 V; I _D = 1 mA; f = 100 MHz	15	μS
		V _{DS} = 10 V; I _D = 1 mA; f = 450 MHz	300	μS
g _{fs}	common source transfer conductance	V _{DS} = 10 V; I _D = 1 mA; f = 100 MHz	2	mS
		V _{DS} = 10 V; I _D = 1 mA; f = 450 MHz	1.8	mS
g _{rs}	common source reverse conductance	V _{DS} = 10 V; I _D = 1 mA; f = 100 MHz	-6	μS
		V _{DS} = 10 V; I _D = 1 mA; f = 450 MHz	-40	μS
g _{os}	common source output conductance	V _{DS} = 10 V; I _D = 1 mA; f = 100 MHz	30	μS
		V _{DS} = 10 V; I _D = 1 mA; f = 450 MHz	60	μS
V _n	equivalent input noise voltage	V _{DS} = 10 V; I _D = 1 mA; f = 100 Hz	40	nV/√Hz




N-channel silicon junction field-effect transistors

BF556A; BF556B; BF556C



$V_{DS} = 15$ V.

Fig.4 Common-source output conductance as a function of gate-source cut-off voltage; typical values.



$V_{DS} = 100$ mV; $V_{GS} = 0$.

Fig.5 Drain-source on-state resistance as a function of gate-source cut-off voltage; typical values.




Fig.6 Typical output characteristics; BF556A.




Fig.7 Typical output characteristics; BF556B.

N-channel silicon junction field-effect transistors

BF556A; BF556B; BF556C




Fig.8 Typical output characteristics; BF556C.


 $V_{DS} = 15 \text{ V}.$

Fig.9 Typical input characteristics.


 $V_{DS} = 15 \text{ V}.$

Fig.10 Drain current as a function of gate-source voltage; typical values.



 $I_D = 10 \text{ mA}$ only for BF556B and BF556C.

Fig.11 Gate current as a function of drain-gate voltage; typical values.

N-channel silicon junction field-effect transistors

BF556A; BF556B; BF556C



$V_{DS} = 0$; $V_{GS} = -20$ V.

Fig.12 Gate current as a function of junction temperature; typical values.






Fig.13 Power derating curve.



$V_{DS} = 15$ V.

Fig.14 Reverse transfer capacitance; typical values.




$V_{DS} = 15$ V.

Fig.15 Input capacitance; typical values.


N-channel silicon junction field-effect transistors

BF556A; BF556B; BF556C




$V_{DS} = 10\text{ V}$; $I_D = 1\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.16 Common-source input admittance; typical values.




$V_{DS} = 10\text{ V}$; $I_D = 1\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.17 Common-source transfer admittance; typical values.



$V_{DS} = 10\text{ V}$; $I_D = 1\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.


Fig.18 Common-source reverse admittance; typical values.



$V_{DS} = 10\text{ V}$; $I_D = 1\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.19 Common-source output admittance; typical values.

N-channel silicon junction field-effect transistors

BF556A; BF556B; BF556C

$V_{DS} = 10$ V; $I_D = 1$ mA.

Fig.20 Equivalent noise voltage as a function of frequency.

N-channel junction FETs

BF861A; BF861B; BF861C

FEATURES

- High transfer admittance
- Low input capacitance
- Low feedback capacitance
- Low noise.

APPLICATIONS


- Preamplifiers for AM tuners in car radios.

DESCRIPTION

N-channel symmetrical junction field effect transistors in a SOT23 package.

PINNING - SOT23

PIN	SYMBOL	DESCRIPTION
1	s	source
2	d	drain
3	g	gate



CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage (DC)		—	25	V
I_{DSS}	drain current BF861A BF861B BF861C	$V_{GS} = 0$; $V_{DS} = 8\text{ V}$	2 6 12	6.5 15 25	mA mA mA
P_{tot}	total power dissipation	up to $T_{amb} = 25\text{ °C}$	—	250	mW
$ y_{fs} $	forward transfer admittance BF861A BF861B BF861C	$V_{GS} = 0$; $V_{DS} = 8\text{ V}$	12 16 20	20 25 30	mS mS mS
C_{iss}	input capacitance	$f = 1\text{ MHz}$	—	10	pF
C_{rss}	reverse transfer capacitance	$f = 1\text{ MHz}$	—	2.7	pF

N-channel junction FETs

BF861A; BF861B; BF861C


LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage (DC)		–	25	V
V_{GSO}	gate-source voltage	open drain	–	25	V
V_{DGO}	drain-gate voltage (DC)	open source	–	25	V
I_G	forward gate current (DC)		–	10	mA
P_{tot}	total power dissipation	up to $T_{amb} = 25\text{ °C}$; note 1	–	250	mW
T_{stg}	storage temperature		–65	+150	°C
T_j	operating junction temperature		–	150	°C

Note

1. Device mounted on an FR4 printed-circuit board.



N-channel junction FETs

BF861A; BF861B; BF861C

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient; note 1	500	K/W

Note

1. Device mounted on an FR4 printed-circuit board.


CHARACTERISTICS

$T_j = 25\ ^\circ\text{C}$; $V_{DS} = 8\ \text{V}$; $V_{GS} = 0$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)GSS}$	gate-source breakdown voltage	$I_G = -1\ \mu\text{A}$	-25	—	—	V
V_{GSoff}	gate-source cut-off voltage	$I_D = 1\ \mu\text{A}$				
	BF861A		-0.2	—	-1	V
	BF861B		-0.5	—	-1.5	V
	BF861C		-0.8	—	-2	V
V_{GSS}	gate-source forward voltage	$V_{DS} = 0$; $I_G = 1\ \text{mA}$	—	—	1	V
I_{DSS}	drain current					
	BF861A		2	—	6.5	mA
	BF861B		6	—	15	mA
	BF861C		12	—	25	mA
I_{GSS}	gate cut-off current	$V_{GS} = -20\ \text{V}$; $V_{DS} = 0$	—	—	-1	nA
$ y_{fs} $	forward transfer admittance					
	BF861A		12	—	20	mS
	BF861B		16	—	25	mS
	BF861C		20	—	30	mS
g_{os}	common source output conductance					
	BF861A		—	—	200	μS
	BF861B		—	—	250	μS
	BF861C		—	—	300	μS
C_{iss}	input capacitance	$f = 1\ \text{MHz}$	—	—	10	pF
C_{rss}	reverse transfer capacitance	$f = 1\ \text{MHz}$	—	2.1	2.7	pF
$V_n/\sqrt{B}$	equivalent input noise voltage	$V_{GS} = 0$; $f = 1\ \text{MHz}$	—	1.5	—	nV/ $\sqrt{\text{Hz}}$


N-channel junction FETs

BF861A; BF861B; BF861C



$V_{DS} = 8$ V.


Fig.3 Drain current as a function of gate-source cut-off voltage; typical values.



$V_{DS} = 8$ V.

$V_{GS} = 0$.


Fig.4 Common-source output conductance as a function of drain current; typical values.



$V_{DS} = 8$ V.

$V_{GS} = 0$.

Fig.5 Forward transfer admittance as a function of drain current; typical values.




$V_{DS} = 8$ V.

Fig.6 Forward transfer admittance as a function of drain current; typical values.


N-channel junction FETs

BF861A; BF861B; BF861C




BF861A
 $V_{DS} = 8 \text{ V.}$

Fig.7 Typical input characteristics.




BF861A
 $V_{DS} = 8 \text{ V.}$

Fig.8 Typical output characteristics.



BF861B
 $V_{DS} = 8 \text{ V.}$

Fig.9 Typical input characteristics.




BF861B
 $V_{DS} = 8 \text{ V.}$

Fig.10 Typical output characteristics.


N-channel junction FETs

BF861A; BF861B; BF861C




BF861C
 $V_{DS} = 8$ V.

Fig. 11 Typical input characteristics.




BF861C
 $V_{DS} = 8$ V.

Fig. 12 Typical output characteristics.



$V_{DS} = 8$ V.
 $f = 1$ MHz.

Fig. 13 Input and reverse transfer capacitance as functions of gate-source voltage; typical values.




$V_{DS} = 8$ V.

Fig. 14 Gate current as a function of drain-gate voltage; typical values.


N-channel junction FETs

BF861A; BF861B; BF861C




$V_{DS} = 8 \text{ V.}$
 $V_{GS} = 0.$

Fig. 15 Equivalent input noise as a function of frequency; typical values.




$V_{DS} = 8 \text{ V.}$
 $V_{GS} = 0.$
 $T_{amb} = 25 \text{ }^{\circ}\text{C.}$

Fig. 16 Common-source input admittance; typical values.



$V_{DS} = 8 \text{ V.}$
 $V_{GS} = 0.$
 $T_{amb} = 25 \text{ }^{\circ}\text{C.}$

Fig. 17 Common-source reverse admittance; typical values.



$V_{DS} = 8 \text{ V.}$
 $V_{GS} = 0.$
 $T_{amb} = 25 \text{ }^{\circ}\text{C.}$

Fig. 18 Common-source forward transfer admittance; typical values.

N-channel junction FETs

BF861A; BF861B; BF861C


 $V_{DS} = 8 \text{ V.}$ $V_{GS} = 0.$ $T_{amb} = 25 \text{ }^{\circ}\text{C.}$

Fig.19 Common-source output admittance;
typical values.

N-channel junction FET

BF862

FEATURES

- High transition frequency for excellent sensitivity in AM car radios
- High transfer admittance.

APPLICATIONS


- Pre-amplifiers in AM car radios.

DESCRIPTION

Silicon N-channel symmetrical junction field-effect transistor in a SOT23 package.
Drain and source are interchangeable.

PINNING SOT23

PIN	DESCRIPTION
1	source
2	drain
3	gate



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{DS}	drain-source voltage		—	—	20	V
$V_{GS (off)}$	gate-source cut-off voltage		—	−0.7	—	V
I_{DSS}	drain-source current		10	—	25	mA
P_{tot}	total power dissipation	$T_s \leq 92\text{ }^{\circ}\text{C}$	—	—	225	mW
$ y_{fs} $	transfer admittance		30	40	—	mS
T_j	junction temperature		—	—	150	$^{\circ}\text{C}$

CAUTION

This product is supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport and handling. For further information, refer to Philips specs.: SNW-EQ-608, SNW-FQ-302A and SNW-FQ-302B.

OBJECTIVE
See Philips Semiconductors for Design-in information

N-channel junction FET

BF862

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	20	V
V_{DG}	drain-gate voltage		–	20	V
V_{GS}	gate-source voltage		–	–20	V
I_{DS}	drain-source current		–	40	mA
I_G	forward gate current		–	10	mA
P_{tot}	total power dissipation	$T_s \leq 92\text{ }^{\circ}\text{C}$	–	225	mW
T_{stg}	storage temperature		–65	+150	$^{\circ}\text{C}$
T_j	junction temperature		–	150	$^{\circ}\text{C}$

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point	note 1	260	K/W

Notes

1. Soldering point of the gate lead.




Fig.2 Power derating curve.

N-channel junction FET

BF862

STATIC CHARACTERISTICS $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)GSS}$	gate-source breakdown voltage	$I_{GS} = -1\text{ }\mu\text{A}; V_{DS} = 0$	-20	—	—	V
V_{GS}	gate-source forward voltage	$V_{DS} = 0; I_G = 1\text{ mA}$	—	—	1	V
$V_{GS(off)}$	gate-source cut-off voltage	$V_{DS} = 8\text{ V}; I_D = 1\text{ }\mu\text{A}$	—	-0.7	—	V
I_{GSS}	reverse gate current	$V_{GS} = -15\text{ V}; V_{DS} = 0$	—	—	-1	nA
I_{DSS}	drain-source current	$V_{GS} = 0; V_{DS} = 8\text{ V}$	10	—	25	mA

DYNAMIC CHARACTERISTICSCommon source; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $V_{GS} = 0$; $V_{DS} = 8\text{ V}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ y_{fs} $	common source forward transfer admittance	$T_j = 25\text{ }^{\circ}\text{C}$	30	40	—	mS
g_{os}	common source output conductance	$T_j = 25\text{ }^{\circ}\text{C}$	—	—	400	μS
C_{iss}	input capacitance	$f = 1\text{ MHz}$	—	10	—	pF
C_{rss}	reverse transfer capacitance	$f = 1\text{ MHz}$	—	2.5	—	pF
e_n	equivalent noise input voltage		—	0.8	—	nV/ $\sqrt{\text{Hz}}$
f_T	transition frequency		—	640	—	MHz

Silicon n-channel dual gate MOS-FETs

BF901; BF901R

FEATURES

- Intended for low voltage operation
- Short channel transistor with high ratio $|Y_{fs}|:C_{is}$
- Low noise gain-controlled amplifier to 1 GHz
- BF901R has reverse pinning.

DESCRIPTION


Enhancement type field-effect transistors in plastic microminiature SOT143 and SOT143R envelopes, with source and substrate interconnected. They are intended for UHF and VHF applications, such as television tuners and professional communications equipment especially suited for low voltage operation. These MOS-FET tetrodes are protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

PINNING


PIN	DESCRIPTION
1	source
2	drain
3	gate 2
4	gate 1

QUICK REFERENCE DATA

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
V_{DS}	drain-source voltage	—	12	V
I_D	drain current	—	30	mA
P_{tot}	total power dissipation	—	200	mW
T_j	junction temperature	—	150	°C
$ Y_{fs} $	transfer admittance	28	35	mS
C_{ig1-s}	input capacitance at gate 1	2.35	2.75	pF
C_{rs}	feedback capacitance	25	—	fF
F	noise figure at 800 MHz	1.7	—	dB




Top view




MAM039

Marking code: MO1.

Fig.1 Simplified outline (SOT143) and symbol.



Top view



MAM040

Marking code: MO2.

Fig.2 Simplified outline (SOT143R) and symbol.

Silicon n-channel dual gate MOS-FETs

BF901; BF901R

LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	12	V
V_{D-G2}	drain-gate 2 voltage		–	6	V
I_D	DC drain current		–	30	mA
$\pm I_{G1-S}$	gate 1-source current		–	10	mA
$\pm I_{G2-S}$	gate 2-source current		–	10	mA
P_{tot}	total power dissipation				
	BF901	up to $T_{amb} = 50\text{ }^{\circ}\text{C}$ (note 1)	–	200	mW
	BF901R	up to $T_{amb} = 40\text{ }^{\circ}\text{C}$ (note 1)	–	200	mW
T_{stg}	storage temperature		–65	150	$^{\circ}\text{C}$
T_j	junction temperature		–	150	$^{\circ}\text{C}$

THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	thermal resistance from junction to ambient (note 1)	
	BF901	500 K/W
	BF901R	550 K/W

Note

1. Device mounted on an FR4 printboard.




Fig.3 Power derating curve.

Silicon n-channel dual gate MOS-FETs

BF901; BF901R

STATIC CHARACTERISTICS

 $T_j = 25\text{ }^{\circ}\text{C}$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm I_{G1-SS}$	gate 1 cut-off current	$\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$	—	50	nA
$\pm I_{G2-SS}$	gate 2 cut-off current	$\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$	—	50	nA
$\pm V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$	6	20	V
$\pm V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$	6	20	V
$V_{G1-S(th)}$	gate 1-source threshold voltage	$I_D = 20\text{ }\mu\text{A}; V_{DS} = 8\text{ V}; V_{G2-S} = 4\text{ V}$	0	0.7	V
$V_{G2-S(th)}$	gate 2-source threshold voltage	$I_D = 20\text{ }\mu\text{A}; V_{DS} = 8\text{ V}; V_{G1-S} = 0$	0.3	1	V
I_{DSX}	drain-source current	$V_{DS} = 4\text{ V}; V_{G1-S} = 1.1\text{ V}; V_{G2-S} = 3.4\text{ V}$	2	18	mA

DYNAMIC CHARACTERISTICS

Measuring conditions (common source): $I_D = 14\text{ mA}; V_{DS} = 5\text{ V}; V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^{\circ}\text{C}$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ Y_{fs} $	transfer admittance	pulsed; $T_j = 25\text{ }^{\circ}\text{C}$	25	28	35	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\text{ MHz}$	—	2.35	2.75	pF
C_{ig2-s}	input capacitance at gate 2	$f = 1\text{ MHz}$	—	1.2	—	pF
C_{os}	output capacitance	$f = 1\text{ MHz}$	—	1.4	—	pF
C_{rs}	feedback capacitance	$f = 1\text{ MHz}$	—	25	—	fF
F	noise figure	$f = 200\text{ MHz}; G_s = 2\text{ mS}; B_s = B_{s\text{opt.}}$	—	0.7	—	dB
		$f = 800\text{ MHz}; G_s = 3.3\text{ mS}; B_s = B_{s\text{opt.}}$	—	1.7	—	dB

N-channel dual gate MOS-FETs

BF904; BF904R

FEATURES

- Specially designed for use at 5 V supply voltage
- Short channel transistor with high transfer admittance to input capacitance ratio
- Low noise gain controlled amplifier up to 1 GHz
- Superior cross-modulation performance during AGC.

APPLICATIONS

- VHF and UHF applications with 3 to 7 V supply voltage such as television tuners and professional communications equipment.

DESCRIPTION

Enhancement type field-effect transistor in a plastic microminiature SOT143B and SOT143R package. The transistor consists of an amplifier MOS-FET with source



and substrate interconnected and an internal bias circuit to ensure good cross-modulation performance during AGC.

CAUTION

This product is supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport and handling. For further information, refer to Philips specs.: SNW-EQ-608, SNW-FQ-302A and SNW-FQ-302B.

PINNING

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	g ₂	gate 2
4	g ₁	gate 1



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DS}	drain-source voltage		—	—	7	V
I _D	drain current		—	—	30	mA
P _{tot}	total power dissipation		—	—	200	mW
T _j	operating junction temperature		—	—	150	°C
y _{fs}	forward transfer admittance		22	25	30	mS
C _{ig1-s}	input capacitance at gate 1		—	2.2	2.6	pF
C _{rs}	reverse transfer capacitance	f = 1 MHz	—	25	35	fF
F	noise figure	f = 800 MHz	—	2	—	dB

N-channel dual gate MOS-FETs

BF904; BF904R

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	7	V
I_D	drain current		–	30	mA
I_{G1}	gate 1 current		–	± 10	mA
I_{G2}	gate 2 current		–	± 10	mA
P_{tot}	total power dissipation	see Fig.6			
	BF904	$T_{amb} \leq 50\text{ }^{\circ}\text{C}$; note 1	–	200	mW
	BF904R	$T_{amb} \leq 40\text{ }^{\circ}\text{C}$; note 1	–	200	mW
T_{stg}	storage temperature		–65	+150	$^{\circ}\text{C}$
T_j	operating junction temperature		–	150	$^{\circ}\text{C}$

Note

1. Device mounted on a printed-circuit board.




Fig.6 Power derating curves.

N-channel dual gate MOS-FETs

BF904; BF904R

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient	note 1		
	BF904		500	K/W
	BF904R		550	K/W
$R_{th\ j-s}$	thermal resistance from junction to soldering point	note 2		
	BF904	$T_s = 92\ ^\circ\text{C}$	290	K/W
	BF904R	$T_s = 78\ ^\circ\text{C}$	360	K/W

Notes

1. Device mounted on a printed-circuit board.
2. T_s is the temperature at the soldering point of the source lead.

STATIC CHARACTERISTICS

 $T_j = 25\ ^\circ\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$; $I_{G1-S} = 10\ \text{mA}$	6	15	V
$V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$; $I_{G2-S} = 10\ \text{mA}$	6	15	V
$V_{(F)S-G1}$	forward source-gate 1 voltage	$V_{G2-S} = V_{DS} = 0$; $I_{S-G1} = 10\ \text{mA}$	0.5	1.5	V
$V_{(F)S-G2}$	forward source-gate 2 voltage	$V_{G1-S} = V_{DS} = 0$; $I_{S-G2} = 10\ \text{mA}$	0.5	1.5	V
$V_{G1-S(th)}$	gate 1-source threshold voltage	$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 5\ \text{V}$; $I_D = 20\ \mu\text{A}$	0.3	1	V
$V_{G2-S(th)}$	gate 2-source threshold voltage	$V_{G1-S} = V_{DS} = 5\ \text{V}$; $I_D = 20\ \mu\text{A}$	0.3	1.2	V
I_{DSX}	drain-source current	$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 5\ \text{V}$; $R_{G1} = 120\ \text{k}\Omega$; note 1	8	13	mA
I_{G1-SS}	gate 1 cut-off current	$V_{G2-S} = V_{DS} = 0$; $V_{G1-S} = 5\ \text{V}$	—	50	nA
I_{G2-SS}	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0$; $V_{G2-S} = 5\ \text{V}$	—	50	nA

Note

1. R_{G1} connects gate 1 to $V_{GG} = 5\ \text{V}$; see Fig.23.

DYNAMIC CHARACTERISTICS

Common source, $T_{amb} = 25\ ^\circ\text{C}$; $V_{DS} = 5\ \text{V}$; $V_{G2-S} = 4\ \text{V}$; $I_D = 10\ \text{mA}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ y_{fs} $	forward transfer admittance	pulsed; $T_j = 25\ ^\circ\text{C}$	22	25	30	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\ \text{MHz}$	—	2.2	2.6	pF
C_{ig2-s}	input capacitance at gate 2	$f = 1\ \text{MHz}$	1	1.5	2	pF
C_{os}	drain-source capacitance	$f = 1\ \text{MHz}$	1	1.3	1.6	pF
C_{rs}	reverse transfer capacitance	$f = 1\ \text{MHz}$	—	25	35	fF
F	noise figure	$f = 200\ \text{MHz}$; $G_S = 2\ \text{mS}$; $B_S = B_{Sopt}$	—	1	1.5	dB
		$f = 800\ \text{MHz}$; $G_S = G_{Sopt}$; $B_S = B_{Sopt}$	—	2	2.8	dB

N-channel dual gate MOS-FETs

BF904; BF904R






Fig.7 Transfer admittance as a function of the junction temperature; typical values.




$f = 50 \text{ MHz}$.

Fig.8 Typical gain reduction as a function of the AGC voltage.



$V_{DS} = 5 \text{ V}$; $V_{GG} = 5 \text{ V}$; $f_w = 50 \text{ MHz}$.
 $f_{unw} = 60 \text{ MHz}$; $T_{amb} = 25^{\circ}\text{C}$; $R_{G1} = 120 \text{ k}\Omega$.

Fig.9 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values; see Fig.23.



$V_{DS} = 5 \text{ V}$.
 $T_j = 25^{\circ}\text{C}$.

Fig.10 Transfer characteristics; typical values.

N-channel dual gate MOS-FETs

BF904; BF904R




Fig.11 Output characteristics; typical values.




Fig.12 Gate 1 current as a function of gate 1 voltage; typical values.




Fig.13 Forward transfer admittance as a function of drain current; typical values.





Fig.14 Drain current as a function of gate 1 current; typical values.


N-channel dual gate MOS-FETs

BF904; BF904R




$V_{DS} = 5$ V; $V_{G2-S} = 4$ V.
 $R_{G1} = 120$ k Ω (connected to V_{GG}); $T_j = 25$ °C.

Fig. 15 Drain current as a function of gate 1 supply voltage ($= V_{GG}$); typical values; see Fig.23.




$V_{G2-S} = 4$ V.
 R_{G1} connected to V_{GG} ; $T_j = 25$ °C.

Fig. 16 Drain current as a function of gate 1 ($= V_{GG}$) and drain supply voltage; typical values; see Fig.23.



$V_{DS} = 5$ V; $T_j = 25$ °C.
 $R_{G1} = 120$ k Ω (connected to V_{GG}).

Fig. 17 Drain current as a function of gate 2 voltage; typical values; see Fig.23.




$V_{DS} = 5$ V; $T_j = 25$ °C.
 $R_{G1} = 120$ k Ω (connected to V_{GG}).

Fig. 18 Gate 1 current as a function of gate 2 voltage; typical values; see Fig.23.


N-channel dual gate MOS-FETs

BF904; BF904R




$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 15$ mA; $T_{amb} = 25$ °C.

Fig. 19 Input admittance as a function of frequency; typical values.




$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 15$ mA; $T_{amb} = 25$ °C.

Fig. 20 Reverse transfer admittance and phase as a function of frequency; typical values.



$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 15$ mA; $T_{amb} = 25$ °C.

Fig. 21 Forward transfer admittance and phase as a function of frequency; typical values.



$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 15$ mA; $T_{amb} = 25$ °C.

Fig. 22 Output admittance as a function of frequency; typical values.

N-channel dual gate MOS-FETs

BF904; BF904R




Fig.23 Cross-modulation test set-up.

N-channel dual gate MOS-FETs

BF904; BF904R

Table 1 Scattering parameters: $V_{DS} = 5$ V; $V_{G2-S} = 4$ V; $I_D = 10$ mA

f (MHz)	S ₁₁		S ₂₁		S ₁₂		S ₂₂	
	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
40	0.989	-3.4	2.420	175.7	0.000	79.9	0.993	-1.6
100	0.985	-8.3	2.414	169.1	0.001	78.3	0.992	-3.9
200	0.976	-16.4	2.368	158.8	0.003	80.3	0.987	-7.8
300	0.958	-24.1	2.301	148.5	0.004	73.7	0.980	-11.4
400	0.942	-32.0	2.251	138.8	0.005	70.7	0.974	-15.2
500	0.918	-39.3	2.170	129.5	0.005	67.2	0.966	-18.7
600	0.899	-46.0	2.080	120.7	0.005	67.8	0.958	-22.2
700	0.876	-52.6	2.001	112.1	0.005	68.6	0.951	-25.5
800	0.852	-58.8	1.924	103.2	0.005	72.9	0.944	-28.9
900	0.823	-64.9	1.829	94.7	0.005	78.7	0.937	-32.1
1000	0.800	-70.9	1.747	86.5	0.005	88.3	0.933	-35.2
1200	0.750	-82.4	1.621	70.7	0.005	120.5	0.928	-41.7
1400	0.719	-92.7	1.535	54.6	0.008	139.8	0.930	-48.4
1600	0.682	-102.5	1.424	39.4	0.010	137.8	0.924	-54.9
1800	0.642	-109.8	1.349	22.5	0.013	156.8	0.928	-62.9
2000	0.602	-116.5	1.283	1.1	0.018	175.1	0.928	-73.1
2200	0.547	-124.9	1.130	-15.1	0.014	172.6	0.887	-81.0
2400	0.596	-128.7	1.018	-49.1	0.040	-163.9	0.837	-95.8
2600	0.682	-132.6	0.979	-79.4	0.077	-164.0	0.778	-109.6
2800	0.771	-142.5	0.804	-116.2	0.120	178.8	0.629	-119.5
3000	0.793	-157.5	0.541	-153.5	0.149	158.3	0.479	-119.9

Table 2 Noise data: $V_{DS} = 5$ V; $V_{G2-S} = 4$ V; $I_D = 10$ mA

f (MHz)	F _{min} (dB)	Γ _{opt}		r _n
		(ratio)	(deg)	
800	2.00	0.686	49.6	50.40

N-channel dual gate MOS-FETs

BF904A; BF904AR; BF904AWR

FEATURES

- Specially designed for use at 5 V supply voltage
- Short channel transistor with high transfer admittance to input capacitance ratio
- Low noise gain controlled amplifier up to 1 GHz
- Superior cross-modulation performance during AGC.

APPLICATIONS

- VHF and UHF applications with 3 to 7 V supply voltage such as television tuners and professional communications equipment.


DESCRIPTION

Enhancement type field-effect transistors. The transistors consist of an amplifier MOS-FET with source and substrate interconnected and an internal bias circuit to ensure good cross-modulation performance during AGC.

The BF904A, BF904AR and BF904AWR are encapsulated in the SOT143B, SOT143R and SOT343R plastic packages respectively.

PINNING


PIN	DESCRIPTION
1	source
2	drain
3	gate 2
4	gate 1



Top view MSB014

BF904A marking code: M41.


Fig.1 Simplified outline (SOT143B).



Top view MSB035

BF904AR marking code: M42.

Fig.2 Simplified outline (SOT143R).



Top view MSB842

BF904AWR marking code: MH.

Fig.3 Simplified outline (SOT343R).

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{DS}	drain-source voltage		—	—	7	V
I_D	drain current		—	—	30	mA
P_{tot}	total power dissipation	$T_s \leq 110\text{ }^{\circ}\text{C}$	—	—	200	mW
$ y_{fs} $	forward transfer admittance		22	25	30	mS
C_{ig1-ss}	input capacitance at gate 1		—	2.2	2.6	pF
C_{rss}	reverse transfer capacitance	$f = 1\text{ MHz}$	—	25	35	fF
F	noise figure	$f = 800\text{ MHz}$	—	2	—	dB
T_j	operating junction temperature		—	—	150	$^{\circ}\text{C}$

CAUTION

This product is supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport and handling. For further information, refer to Philips specs.: SNW-EQ-608, SNW-FQ-302A and SNW-FQ-302B.

N-channel dual gate MOS-FETs

BF904A; BF904AR; BF904AWR


LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DS}	drain-source voltage		–	7	V
I _D	drain current		–	30	mA
I _{G1}	gate 1 current		–	±10	mA
I _{G2}	gate 2 current		–	±10	mA
P _{tot}	total power dissipation	T _s ≤ 110 °C; note 1; see Fig.4	–	200	mW
T _{stg}	storage temperature		–65	+150	°C
T _j	operating junction temperature		–	150	°C

Note

1. T_s is the temperature of the soldering point of the source lead.



N-channel dual gate MOS-FETs

BF904A; BF904AR; BF904AWR

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R_{th-j-s}	thermal resistance from junction to soldering point	note 1	200	K/W

Note

1. Soldering point of the source lead.

STATIC CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$; $I_{G1-S} = 10\text{ mA}$	6	15	V
$V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$; $I_{G2-S} = 10\text{ mA}$	6	15	V
$V_{(F)S-G1}$	forward source-gate 1 voltage	$V_{G2-S} = V_{DS} = 0$; $I_{S-G1} = 10\text{ mA}$	0.5	1.5	V
$V_{(F)S-G2}$	forward source-gate 2 voltage	$V_{G1-S} = V_{DS} = 0$; $I_{S-G2} = 10\text{ mA}$	0.5	1.5	V
$V_{G1-S(th)}$	gate 1-source threshold voltage	$V_{G2-S} = 4\text{ V}$; $V_{DS} = 5\text{ V}$; $I_D = 20\text{ }\mu\text{A}$	0.3	1	V
$V_{G2-S(th)}$	gate 2-source threshold voltage	$V_{G1-S} = V_{DS} = 5\text{ V}$; $I_D = 20\text{ }\mu\text{A}$	0.3	1.2	V
I_{DSX}	drain-source current	$V_{G2-S} = 4\text{ V}$; $V_{DS} = 5\text{ V}$; $R_{G1} = 120\text{ k}\Omega$; note 1	8	13	mA
I_{G1-SS}	gate 1 cut-off current	$V_{G2-S} = V_{DS} = 0$; $V_{G1-S} = 5\text{ V}$	—	50	nA
I_{G2-SS}	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0$; $V_{G2-S} = 5\text{ V}$	—	50	nA

Note

1. R_{G1} connects gate 1 to $V_{GG} = 5\text{ V}$; see Fig.21.

DYNAMIC CHARACTERISTICS

Common source; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $V_{DS} = 5\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 10\text{ mA}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ y_{fs} $	forward transfer admittance	pulsed; $T_j = 25\text{ }^{\circ}\text{C}$	22	25	30	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\text{ MHz}$	—	2.2	2.6	pF
C_{ig2-s}	input capacitance at gate 2	$f = 1\text{ MHz}$	1	1.5	2	pF
C_{os}	drain-source capacitance	$f = 1\text{ MHz}$	1	1.4	1.7	pF
C_{rs}	reverse transfer capacitance	$f = 1\text{ MHz}$	—	25	35	fF
F	noise figure	$f = 200\text{ MHz}$; $G_S = 2\text{ mS}$; $B_S = B_{Sopt}$	—	1	1.5	dB
		$f = 800\text{ MHz}$; $G_S = G_{Sopt}$; $B_S = B_{Sopt}$	—	2	2.8	dB

N-channel dual gate MOS-FETs

BF904A; BF904AR; BF904AWR






Fig.5 Transfer admittance as a function of the junction temperature; typical values.



$f = 50 \text{ MHz}$.


Fig.6 Typical gain reduction as a function of the AGC voltage; see Fig.21.



$V_{DS} = 5 \text{ V}$; $V_{GG} = 5 \text{ V}$; $f_w = 50 \text{ MHz}$.

$f_{unw} = 60 \text{ MHz}$; $T_{amb} = 25^\circ\text{C}$; $R_{G1} = 120 \text{ k}\Omega$.

Fig.7 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values; see Fig.21.




$V_{DS} = 5 \text{ V}$.

$T_j = 25^\circ\text{C}$.

Fig.8 Transfer characteristics; typical values.


N-channel dual gate MOS-FETs

BF904A; BF904AR; BF904AWR




$V_{G2-S} = 4 \text{ V}$.
 $T_j = 25^\circ\text{C}$.

Fig.9 Output characteristics; typical values.




$V_{DS} = 5 \text{ V}$.
 $T_j = 25^\circ\text{C}$.

Fig.10 Gate 1 current as a function of gate 1 voltage; typical values.



$V_{DS} = 5 \text{ V}$.
 $T_j = 25^\circ\text{C}$.

Fig.11 Forward transfer admittance as a function of drain current; typical values.




$V_{DS} = 5 \text{ V}$.
 $V_{G2-S} = 4 \text{ V}$.
 $T_j = 25^\circ\text{C}$.

Fig.12 Drain current as a function of gate 1 current; typical values.


N-channel dual gate MOS-FETs

BF904A; BF904AR; BF904AWR




$V_{DS} = 5 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $T_J = 25^\circ\text{C}$.
 $R_{G1} = 120 \text{ k}\Omega$ (connected to V_{GG}); see Fig.21.

Fig.13 Drain current as a function of gate 1 supply voltage ($= V_{GG}$); typical values.




$V_{G2-S} = 4 \text{ V}$; $T_J = 25^\circ\text{C}$.
 R_{G1} connected to V_{GG} ; see Fig.21.

Fig.14 Drain current as a function of gate 1 ($= V_{GG}$) and drain supply voltage; typical values.



$V_{DS} = 5 \text{ V}$; $T_J = 25^\circ\text{C}$.
 $R_{G1} = 120 \text{ k}\Omega$ (connected to V_{GG}); see Fig.21.

Fig.15 Drain current as a function of gate 2 voltage; typical values.




$V_{DS} = 5 \text{ V}$; $T_J = 25^\circ\text{C}$.
 $R_{G1} = 120 \text{ k}\Omega$ (connected to V_{GG}); see Fig.21.

Fig.16 Gate 1 current as a function of gate 2 voltage; typical values.


N-channel dual gate MOS-FETs

BF904A; BF904AR; BF904AWR




$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 10$ mA; $T_{amb} = 25$ °C.

Fig.17 Input admittance as a function of frequency; typical values.




$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 10$ mA; $T_{amb} = 25$ °C.

Fig.18 Reverse transfer admittance and phase as a function of frequency; typical values.



$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 10$ mA; $T_{amb} = 25$ °C.

Fig.19 Forward transfer admittance and phase as a function of frequency; typical values.



$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 10$ mA; $T_{amb} = 25$ °C.

Fig.20 Output admittance as a function of frequency; typical values.

N-channel dual gate MOS-FETs

BF904A; BF904AR; BF904AWR




Fig.21 Cross-modulation test set-up.

N-channel dual gate MOS-FETs

BF904A; BF904AR; BF904AWR

Table 1 Scattering parameters: $V_{DS} = 5\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 10\text{ mA}$; $T_{amb} = 25\text{ °C}$

f (MHz)	S ₁₁		S ₂₁		S ₁₂		S ₂₂	
	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
40	0.989	-3.2	2.52	175.9	0.001	87.9	0.989	-1.7
100	0.987	-7.9	2.52	169.4	0.001	86.1	0.988	-4.3
200	0.976	-15.7	2.47	159.2	0.003	81.4	0.984	-8.6
300	0.972	-23.3	2.43	150.5	0.004	80.5	0.985	-12.7
400	0.947	-30.6	2.36	139.6	0.005	76.9	0.975	-16.9
500	0.925	-37.6	2.26	130.3	0.005	75.6	0.968	-20.8
600	0.905	-44.4	2.19	121.1	0.005	75.5	0.961	-24.7
700	0.883	-50.9	2.10	112.3	0.006	78.0	0.954	-28.4
800	0.861	-57.0	2.01	103.6	0.006	85.3	0.946	-32.0
900	0.841	-63.0	1.93	95.5	0.006	90.7	0.934	-35.6
1000	0.822	-68.4	1.85	87.8	0.006	102.6	0.931	-39.3
1200	0.787	-78.9	1.71	72.3	0.007	127.1	0.923	-46.7
1400	0.752	-88.1	1.59	57.3	0.011	143.7	0.926	-54.2
1600	0.723	-97.3	1.47	40.1	0.019	150.0	0.935	-62.2
1800	0.685	-106.3	1.36	25.0	0.021	149.4	0.931	-69.3
2000	0.665	-114.0	1.31	7.7	0.026	151.5	0.930	-77.7
2200	0.659	-119.8	1.30	-14.0	0.035	158.2	0.944	-89.1
2400	0.670	-124.2	1.26	-42.2	0.050	163.4	0.941	-103.5
2600	0.700	-129.3	1.10	-78.2	0.076	162.2	0.849	-119.7
2800	0.729	-138.7	0.82	-120.8	0.106	150.5	0.642	-130.9
3000	0.726	-150.1	0.52	-162.8	0.128	137.4	0.480	-130.6

Table 2 Noise data: $V_{DS} = 5\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 10\text{ mA}$; $T_{amb} = 25\text{ °C}$

f (MHz)	F _{min} (dB)	Γ _{opt}		R _n (Ω)
		(ratio)	(deg)	
800	2.0	0.686	49.6	50.4

N-channel dual-gate MOS-FET

BF904WR

FEATURES

- Specially designed for use at 5 V supply voltage
- Short channel transistor with high forward transfer admittance to input capacitance ratio
- Low noise gain controlled amplifier up to 1 GHz
- Superior cross-modulation performance during AGC.

APPLICATIONS

- VHF and UHF applications with 3 to 7 V supply voltage such as television tuners and professional communications equipment.

DESCRIPTION


Enhancement type field-effect transistor in a plastic microminiature SOT343R package. The transistor consists of an amplifier MOS-FET with source and substrate interconnected and an internal bias circuit to ensure good cross-modulation performance during AGC.

CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

PINNING

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	g ₂	gate 2
4	g ₁	gate 1



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DS}	drain-source voltage		—	—	7	V
I _D	drain current		—	—	30	mA
P _{tot}	total power dissipation		—	—	280	mW
T _j	operating junction temperature		—	—	150	°C
y _{fs}	forward transfer admittance		22	25	30	mS
C _{ig1-s}	input capacitance at gate 1		—	2.2	2.6	pF
C _{rs}	reverse transfer capacitance	f = 1 MHz	—	25	35	fF
F	noise figure	f = 800 MHz	—	2	—	dB

N-channel dual-gate MOS-FET

BF904WR


LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	7	V
I_D	drain current		–	30	mA
I_{G1}	gate 1 current		–	± 10	mA
I_{G2}	gate 2 current		–	± 10	mA
P_{tot}	total power dissipation	up to $T_{amb} = 50\text{ }^{\circ}\text{C}$; see Fig.2; note 1	–	280	mW
T_{stg}	storage temperature		–65	+150	$^{\circ}\text{C}$
T_j	operating junction temperature		–	+150	$^{\circ}\text{C}$

Note

1. Device mounted on a printed-circuit board.



N-channel dual-gate MOS-FET

BF904WR

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient	note 1	350	K/W
$R_{th\ j-s}$	thermal resistance from junction to soldering point	$T_s = 91\ ^\circ\text{C}$; note 2	210	K/W

Notes

1. Device mounted on a printed-circuit board.
2. T_s is the temperature at the soldering point of the source lead.

STATIC CHARACTERISTICS

 $T_j = 25\ ^\circ\text{C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$; $I_{G1-S} = 10\ \text{mA}$	6	15	V
$V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$; $I_{G2-S} = 10\ \text{mA}$	6	15	V
$V_{(F)S-G1}$	forward source-gate 1 voltage	$V_{G2-S} = V_{DS} = 0$; $I_{S-G1} = 10\ \text{mA}$	0.5	1.5	V
$V_{(F)S-G2}$	forward source-gate 2 voltage	$V_{G1-S} = V_{DS} = 0$; $I_{S-G2} = 10\ \text{mA}$	0.5	1.5	V
$V_{G1-S(th)}$	gate 1-source threshold voltage	$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 5\ \text{V}$; $I_D = 20\ \mu\text{A}$	0.3	1	V
$V_{G2-S(th)}$	gate 2-source threshold voltage	$V_{G1-S} = V_{DS} = 5\ \text{V}$; $I_D = 20\ \mu\text{A}$	0.3	1.2	V
I_{DSX}	drain-source current	$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 5\ \text{V}$; $R_{G1} = 120\ \text{k}\Omega$; note 1	8	13	mA
I_{G1-SS}	gate 1 cut-off current	$V_{G2-S} = V_{DS} = 0$; $V_{G1-S} = 5\ \text{V}$	—	50	nA
I_{G2-SS}	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0$; $V_{G2-S} = 5\ \text{V}$	—	50	nA

Note

1. R_G connects gate 1 to $V_{GG} = 5\ \text{V}$.

DYNAMIC CHARACTERISTICS

Common source; $T_{amb} = 25\ ^\circ\text{C}$; $V_{DS} = 5\ \text{V}$; $V_{G2-S} = 4\ \text{V}$; $I_D = 10\ \text{mA}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ y_{fs} $	forward transfer admittance	pulsed; $T_j = 25\ ^\circ\text{C}$	22	25	30	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\ \text{MHz}$	—	2.2	2.6	pF
C_{ig2-s}	input capacitance at gate 2	$f = 1\ \text{MHz}$	1	1.5	2	pF
C_{os}	drain-source capacitance	$f = 1\ \text{MHz}$	1	1.3	1.6	pF
C_{rs}	reverse transfer capacitance	$f = 1\ \text{MHz}$	—	25	35	fF
F	noise figure	$f = 200\ \text{MHz}$; $G_S = 2\ \text{mS}$; $B_S = B_{Sopt}$	—	1	1.5	dB
		$f = 800\ \text{MHz}$; $G_S = G_{Sopt}$; $B_S = B_{Sopt}$	—	2	2.8	dB

N-channel dual-gate MOS-FET

BF904WR






Fig.3 Forward transfer admittance as a function of junction temperature; typical values.




$f = 50 \text{ MHz}$.
 $T_j = 25^{\circ}\text{C}$.

Fig.4 Typical gain reduction as a function of AGC voltage.



$V_{GG} = 5 \text{ V}$; $f_w = 50 \text{ MHz}$.
 $f_{unw} = 60 \text{ MHz}$; $T_{amb} = 25^{\circ}\text{C}$; $R_{G1} = 120 \text{ k}\Omega$.

Fig.5 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values; see Fig.19.



$V_{DS} = 5 \text{ V}$.
 $T_j = 25^{\circ}\text{C}$.

Fig.6 Transfer characteristics; typical values.

N-channel dual-gate MOS-FET

BF904WR




Fig.7 Output characteristics; typical values.




Fig.8 Gate 1 current as a function of gate 1 voltage; typical values.




Fig.9 Forward transfer admittance as a function of drain current; typical values.





Fig.10 Drain current as a function of gate 1 current; typical values.


N-channel dual-gate MOS-FET

BF904WR




$V_{DS} = 5$ V; $V_{G2-S} = 4$ V.
 $R_{G1} = 120$ k Ω (connected to V_{GG}); $T_j = 25$ °C.

Fig.11 Drain current as a function of gate 1 supply voltage ($= V_{GG}$); typical values; see Fig.19.




$V_{G2-S} = 4$ V.
 R_{G1} connected to V_{GG} ; $T_j = 25$ °C.

Fig.12 Drain current as a function of gate 1 ($= V_{GG}$) and drain supply voltage; typical values; see Fig.19.



$V_{DS} = 5$ V; $T_j = 25$ °C.
 $R_G = 120$ k Ω (connected to V_{GG}).

Fig.13 Drain current as a function of gate 2 voltage; typical values; see Fig.19.




$V_{DS} = 5$ V; $T_j = 25$ °C.
 $R_G = 120$ k Ω (connected to V_{GG}).

Fig.14 Gate 1 current as a function of gate 2 voltage; typical values; see Fig.19.


N-channel dual-gate MOS-FET

BF904WR




$V_{DS} = 5 \text{ V}$; $V_{G2} = 4 \text{ V}$.
 $I_D = 10 \text{ mA}$; $T_{amb} = 25^\circ\text{C}$.

Fig. 15 Input admittance as a function of frequency; typical values.




$V_{DS} = 5 \text{ V}$; $V_{G2} = 4 \text{ V}$.
 $I_D = 10 \text{ mA}$; $T_{amb} = 25^\circ\text{C}$.

Fig. 16 Reverse transfer admittance and phase as a function of frequency; typical values.



$V_{DS} = 5 \text{ V}$; $V_{G2} = 4 \text{ V}$.
 $I_D = 10 \text{ mA}$; $T_{amb} = 25^\circ\text{C}$.

Fig. 17 Forward transfer admittance and phase as a function of frequency; typical values.



$V_{DS} = 5 \text{ V}$; $V_{G2} = 4 \text{ V}$.
 $I_D = 10 \text{ mA}$; $T_{amb} = 25^\circ\text{C}$.

Fig. 18 Output admittance as a function of frequency; typical values.

N-channel dual-gate MOS-FET

BF904WR




Fig.19 Cross-modulation test set-up.

N-channel dual-gate MOS-FET

BF904WR

Table 1 Scattering parameters: $V_{DS} = 5 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $I_D = 10 \text{ mA}$

f (MHz)	S ₁₁		S ₂₁		S ₁₂		S ₂₂	
	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
40	0.989	-3.4	2.420	175.7	0.000	79.9	0.993	-1.6
100	0.985	-8.3	2.414	169.1	0.001	78.3	0.992	-3.9
200	0.976	-16.4	2.368	158.8	0.003	80.3	0.987	-7.8
300	0.958	-24.1	2.301	148.5	0.004	73.7	0.980	-11.4
400	0.942	-32.0	2.251	138.8	0.005	70.7	0.974	-15.2
500	0.918	-39.3	2.170	129.5	0.005	67.2	0.966	-18.7
600	0.899	-46.0	2.080	120.7	0.005	67.8	0.958	-22.2
700	0.876	-52.6	2.001	112.1	0.005	68.6	0.951	-25.5
800	0.852	-58.8	1.924	103.2	0.005	72.9	0.944	-28.9
900	0.823	-64.9	1.829	94.7	0.005	78.7	0.937	-32.1
1000	0.800	-70.9	1.747	86.5	0.005	88.3	0.933	-35.2
1200	0.750	-82.4	1.621	70.7	0.005	120.5	0.928	-41.7
1400	0.719	-92.7	1.535	54.6	0.008	139.8	0.930	-48.4
1600	0.682	-102.5	1.424	39.4	0.010	137.8	0.924	-54.9
1800	0.642	-109.8	1.349	22.5	0.013	156.8	0.928	-62.9
2000	0.602	-116.5	1.283	1.1	0.018	175.1	0.928	-73.1
2200	0.547	-124.9	1.130	-15.1	0.014	172.6	0.887	-81.0
2400	0.596	-128.7	1.018	-49.1	0.040	-163.9	0.837	-95.8
2600	0.682	-132.6	0.979	-79.4	0.077	-164.0	0.778	-109.6
2800	0.771	-142.5	0.804	-116.2	0.120	178.8	0.629	-119.5
3000	0.793	-157.5	0.541	-153.5	0.149	158.3	0.479	-119.9

Table 2 Noise data: $V_{DS} = 5 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $I_D = 10 \text{ mA}$

f (MHz)	F _{min} (dB)	Γ _{opt}		r _n
		(ratio)	(deg)	
800	2.00	.686	49.6	50.40

Dual-gate MOS-FETs

BF908; BF908R

FEATURES

- High forward transfer admittance
- Short channel transistor with high forward transfer admittance to input capacitance ratio
- Low noise gain controlled amplifier up to 1 GHz.

APPLICATIONS

- VHF and UHF applications with 12 V supply voltage, such as television tuners and professional communications equipment.

DESCRIPTION

Depletion type field-effect transistor in a plastic microminiature SOT143 or SOT143R package. The transistors are protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

CAUTION



The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

PINNING

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	g ₂	gate 2
4	g ₁	gate 1

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DS}	drain-source voltage		—	—	12	V
I _D	drain current		—	—	40	mA
P _{tot}	total power dissipation		—	—	200	mW
T _j	operating junction temperature		—	—	150	°C
y _{fs}	forward transfer admittance		36	43	50	mS
C _{ig1-s}	input capacitance at gate 1		2.4	3.1	4	pF
C _{rs}	reverse transfer capacitance	f = 1 MHz	20	30	45	pF
F	noise figure	f = 800 MHz	—	1.5	2.5	dB



Dual-gate MOS-FETs

BF908; BF908R


LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		—	12	V
I_D	drain current		—	40	mA
$\pm I_{G1}$	gate 1 current		—	10	mA
$\pm I_{G2}$	gate 2 current		—	10	mA
P_{tot}	total power dissipation	see Fig.3; note 1			
	BF908	up to $T_{amb} = 50\text{ }^{\circ}\text{C}$	—	200	mW
	BF908R	up to $T_{amb} = 40\text{ }^{\circ}\text{C}$	—	200	mW
T_{stg}	storage temperature		−65	+150	$^{\circ}\text{C}$
T_j	operating junction temperature		—	150	$^{\circ}\text{C}$

Note

- 1. Device mounted on a printed-circuit board.



Dual-gate MOS-FETs

BF908; BF908R

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient	note 1		
	BF908		500	K/W
	BF908R		550	K/W

Note

1. Device mounted on a printed-circuit board.

STATIC CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$\pm V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$; $I_{G1-S} = 10\text{ mA}$	8	—	20	V
$\pm V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$; $I_{G2-S} = 10\text{ mA}$	8	—	20	V
$-V_{(P)G1-S}$	gate 1-source cut-off voltage	$V_{G2-S} = 4\text{ V}$; $V_{DS} = 8\text{ V}$; $I_D = 20\text{ }\mu\text{A}$	—	—	2	V
$-V_{(P)G2-S}$	gate 2-source cut-off voltage	$V_{G1-S} = 4\text{ V}$; $V_{DS} = 8\text{ V}$; $I_D = 20\text{ }\mu\text{A}$	—	—	1.5	V
I_{DSS}	drain-source current	$V_{G2-S} = 4\text{ V}$; $V_{DS} = 8\text{ V}$; $V_{G1-S} = 0$	3	15	27	mA
$\pm I_{G1-SS}$	gate 1 cut-off current	$V_{G2-S} = V_{DS} = 0$; $V_{G1-S} = 5\text{ V}$	—	—	50	nA
$\pm I_{G2-SS}$	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0$; $V_{G2-S} = 5\text{ V}$	—	—	50	nA


DYNAMIC CHARACTERISTICS

Common source; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $V_{DS} = 8\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 15\text{ mA}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ y_{fs} $	forward transfer admittance	pulsed; $T_j = 25\text{ }^{\circ}\text{C}$; $f = 1\text{ MHz}$	36	43	50	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\text{ MHz}$	2.4	3.1	4	pF
C_{ig2-s}	input capacitance at gate 2	$f = 1\text{ MHz}$	1.2	1.8	2.5	pF
C_{os}	output capacitance	$f = 1\text{ MHz}$	1.2	1.7	2.2	pF
C_{rs}	reverse transfer capacitance	$f = 1\text{ MHz}$	20	30	45	fF
F	noise figure	$f = 200\text{ MHz}$; $G_S = 2\text{ mS}$; $B_S = B_{Sopt}$	—	0.6	1.2	dB
		$f = 800\text{ MHz}$; $G_S = G_{Sopt}$; $B_S = B_{Sopt}$	—	1.5	2.5	dB


Dual-gate MOS-FETs

BF908; BF908R




$V_{DS} = 8 \text{ V}$; $T_j = 25^\circ \text{C}$.

Fig.4 Transfer characteristics; typical values.




$V_{G2-S} = 4 \text{ V}$; $T_j = 25^\circ \text{C}$.

Fig.5 Output characteristics; typical values.



$V_{DS} = 8 \text{ V}$; $T_j = 25^\circ \text{C}$.

Fig.6 Forward transfer admittance as a function of drain current; typical values.



$V_{DS} = 8 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $I_D = 15 \text{ mA}$.

Fig.7 Forward transfer admittance as a function of junction temperature; typical values.

Dual-gate MOS-FETs

BF908; BF908R

Table 1 Scattering parameters

f (MHz)	S ₁₁		S ₂₁		S ₁₂		S ₂₂	
	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
V_{DS} = 8 V; V_{G2-S} = 4 V; I_D = 10 mA; T_{amb} = 25 °C.								
50	0.998	-5.1	3.537	173.5	0.001	98.2	0.996	-2.4
100	0.994	-10.4	3.502	167.7	0.001	88.8	0.994	-4.9
200	0.979	-20.8	3.450	154.9	0.003	74.6	0.987	-9.5
300	0.962	-30.3	3.318	143.7	0.004	69.5	0.983	-13.9
400	0.939	-40.1	3.234	131.9	0.005	65.6	0.980	-18.5
500	0.914	-49.1	3.093	120.7	0.006	64.4	0.974	-22.8
600	0.892	-57.1	2.912	111.1	0.005	63.1	0.969	-27.0
700	0.865	-64.4	2.774	101.0	0.005	65.2	0.966	-31.2
800	0.837	-71.6	2.616	91.4	0.004	70.8	0.965	-35.4
900	0.811	-78.1	2.479	81.9	0.004	87.4	0.965	-39.4
1000	0.785	-84.5	3.329	72.5	0.003	108.0	0.966	-43.7
V_{DS} = 8 V; V_{G2-S} = 4 V; I_D = 15 mA; T_{amb} = 25 °C.								
50	0.998	-5.3	3.983	173.4	0.001	95.5	0.994	-2.4
100	0.994	-10.9	3.943	167.5	0.001	93.6	0.991	-5.0
200	0.976	-21.6	3.878	154.7	0.003	74.3	0.984	-9.7
300	0.957	-31.7	3.722	143.3	0.004	70.0	0.979	-14.2
400	0.934	-41.7	3.614	131.6	0.005	63.5	0.975	-18.8
500	0.907	-51.1	3.446	120.4	0.006	62.2	0.969	-23.2
600	0.885	-59.1	3.240	110.9	0.005	59.6	0.964	-27.4
700	0.851	-66.8	3.072	100.9	0.005	64.8	0.961	-31.6
800	0.826	-73.9	2.891	91.3	0.004	67.8	0.959	-35.9
900	0.797	-80.7	2.733	81.9	0.004	85.0	0.958	-40.0
1000	0.773	-87.0	2.569	72.8	0.004	102.9	0.958	-44.2

Table 2 Noise data

f (MHz)	F _{min} (dB)	Γ _{opt}		r _n
		(ratio)	(deg)	
V _{DS} = 8 V; V _{G2-S} = 4 V; I _D = 10 mA; T _{amb} = 25 °C.				
800	1.50	0.720	56.7	0.580
V _{DS} = 8 V; V _{G2-S} = 4 V; I _D = 15 mA; T _{amb} = 25 °C.				
800	1.50	0.700	59.2	0.520

N-channel dual-gate MOS-FET

BF908WR

FEATURES

- High forward transfer admittance
- Short channel transistor with high forward transfer admittance to input capacitance ratio
- Low noise gain controlled amplifier up to 1 GHz.

APPLICATIONS

- VHF and UHF applications with 12 V supply voltage, such as television tuners and professional communications equipment.

DESCRIPTION


Depletion type field effect transistor in a plastic microminiature SOT343R package. The transistor is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

PINNING

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	g ₂	gate 2
4	g ₁	gate 1



Top view

MAM198

Marking code: MD.

Fig.1 Simplified outline (SOT343R) and symbol.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DS}	drain-source voltage		—	—	12	V
I _D	drain current		—	—	40	mA
P _{tot}	total power dissipation		—	—	300	mW
T _j	operating junction temperature		—	—	150	°C
y _{fs}	forward transfer admittance		36	43	50	mS
C _{ig1-s}	input capacitance at gate 1		2.4	3.1	4	pF
C _{rs}	reverse transfer capacitance	f = 1 MHz	20	30	45	fF
F	noise figure	f = 800 MHz	—	1.5	2.5	dB

N-channel dual-gate MOS-FET

BF908WR


LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	12	V
I_D	drain current		–	40	mA
I_{G1}	gate 1 current		–	± 10	mA
I_{G2}	gate 2 current		–	± 10	mA
P_{tot}	total power dissipation	up to $T_{amb} = 45\text{ }^{\circ}\text{C}$; see Fig.2; note 1	–	300	mW
T_{stg}	storage temperature		–65	+150	$^{\circ}\text{C}$
T_j	operating junction temperature		–	+150	$^{\circ}\text{C}$

Note

1. Device mounted on a printed-circuit board.



N-channel dual-gate MOS-FET

BF908WR

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient	note 1	350	K/W
$R_{th\ j-s}$	thermal resistance from junction to soldering point	$T_s = 87\ ^\circ\text{C}$; note 2	210	K/W

Notes

1. Device mounted on a printed-circuit board.
2. T_s is the temperature at the soldering point of the source lead.

STATIC CHARACTERISTICS

 $T_j = 25\ ^\circ\text{C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$; $I_{G1-S} = 10\ \text{mA}$	8	—	20	V
$V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$; $I_{G2-S} = 10\ \text{mA}$	8	—	20	V
$V_{(P)G1-S}$	gate 1-source cut-off voltage	$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 8\ \text{V}$; $I_D = 20\ \mu\text{A}$	—	—	-2	V
$V_{(P)G2-S}$	gate 2-source cut-off voltage	$V_{G1-S} = 4\ \text{V}$; $V_{DS} = 8\ \text{V}$; $I_D = 20\ \mu\text{A}$	—	—	-1.5	V
I_{DSS}	drain-source current	$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 8\ \text{V}$; $V_{G1-S} = 0$	3	15	27	mA
I_{G1-SS}	gate 1 cut-off current	$V_{G2-S} = V_{DS} = 0$; $V_{G1-S} = 5\ \text{V}$	—	—	50	nA
I_{G2-SS}	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0$; $V_{G2-S} = 5\ \text{V}$	—	—	50	nA


DYNAMIC CHARACTERISTICS

Common source; $T_{amb} = 25\ ^\circ\text{C}$; $V_{DS} = 8\ \text{V}$; $V_{G2-S} = 4\ \text{V}$; $I_D = 15\ \text{mA}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ y_{fs} $	forward transfer admittance	pulsed; $T_j = 25\ ^\circ\text{C}$	36	43	50	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\ \text{MHz}$	2.4	3.1	4	pF
C_{ig2-s}	input capacitance at gate 2	$f = 1\ \text{MHz}$	1.2	1.8	2.5	pF
C_{os}	drain-source capacitance	$f = 1\ \text{MHz}$	1.2	1.7	2.2	pF
C_{rs}	reverse transfer capacitance	$f = 1\ \text{MHz}$	20	30	45	fF
F	noise figure	$f = 200\ \text{MHz}$; $G_S = 2\ \text{mS}$; $B_S = B_{Sopt}$	—	0.6	1.2	dB
		$f = 800\ \text{MHz}$; $G_S = G_{Sopt}$; $B_S = B_{Sopt}$	—	1.5	2.5	dB


N-channel dual-gate MOS-FET

BF908WR




$V_{DS} = 8 \text{ V}$.
 $T_J = 25^\circ\text{C}$.

Fig.3 Transfer characteristics; typical values.



$V_{G2-S} = 4 \text{ V}$.
 $T_J = 25^\circ\text{C}$.

Fig.4 Output characteristics; typical values.



$V_{DS} = 8 \text{ V}$.
 $T_J = 25^\circ\text{C}$.

Fig.5 Forward transfer admittance as a function of drain current; typical values.




Fig.6 Forward transfer admittance as a function of junction temperature; typical values.

N-channel dual gate MOS-FETs

BF909; BF909R

FEATURES

- Specially designed for use at 5 V supply voltage
- High forward transfer admittance
- Short channel transistor with high forward transfer admittance to input capacitance ratio
- Low noise gain controlled amplifier up to 1 GHz
- Superior cross-modulation performance during AGC.

APPLICATIONS

- VHF and UHF applications with 3 to 7 V supply voltage such as television tuners and professional communications equipment.

DESCRIPTION

Enhancement type field-effect transistor in a plastic microminiature SOT143 or SOT143R package. The



transistor consists of an amplifier MOS-FET with source and substrate interconnected and an internal bias circuit to ensure good cross-modulation performance during AGC.

CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

PINNING

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	g_2	gate 2
4	g_1	gate 1



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{DS}	drain-source voltage		—	—	7	V
I_D	drain current		—	—	40	mA
P_{tot}	total power dissipation		—	—	200	mW
T_j	operating junction temperature		—	—	150	°C
$ y_{fs} $	forward transfer admittance		36	43	50	mS
C_{ig1-s}	input capacitance at gate 1		—	3.6	4.3	pF
C_{rs}	reverse transfer capacitance	$f = 1 \text{ MHz}$	—	35	50	fF
F	noise figure	$f = 800 \text{ MHz}$	—	2	2.8	dB

N-channel dual gate MOS-FETs

BF909; BF909R


LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DS}	drain-source voltage		–	7	V
I _D	drain current		–	40	mA
I _{G1}	gate 1 current		–	±10	mA
I _{G2}	gate 2 current		–	±10	mA
P _{tot}	total power dissipation	see Fig.3			
	BF909	up to T _{amb} = 50 °C; note 1	–	200	mW
	BF909R	up to T _{amb} = 40 °C; note 1	–	200	mW
T _{stg}	storage temperature		–65	+150	°C
T _j	operating junction temperature		–	150	°C

Note

1. Device mounted on a printed-circuit board.



N-channel dual gate MOS-FETs

BF909; BF909R

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient	note 1		
	BF909		500	K/W
	BF909R		550	K/W
$R_{th\ j-s}$	thermal resistance from junction to soldering point	note 2		
	BF909	$T_s = 92\ ^\circ\text{C}$	290	K/W
	BF909R	$T_s = 78\ ^\circ\text{C}$	360	K/W

Notes

1. Device mounted on a printed-circuit board.
2. T_s is the temperature at the soldering point of the source lead.

STATIC CHARACTERISTICS

$T_j = 25\ ^\circ\text{C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$; $I_{G1-S} = 10\ \text{mA}$	6	15	V
$V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$; $I_{G2-S} = 10\ \text{mA}$	6	15	V
$V_{(F)S-G1}$	forward source-gate 1 voltage	$V_{G2-S} = V_{DS} = 0$; $I_{S-G1} = 10\ \text{mA}$	0.5	1.5	V
$V_{(F)S-G2}$	forward source-gate 2 voltage	$V_{G1-S} = V_{DS} = 0$; $I_{S-G2} = 10\ \text{mA}$	0.5	1.5	V
$V_{G1-S(th)}$	gate 1-source threshold voltage	$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 5\ \text{V}$; $I_D = 20\ \mu\text{A}$	0.3	1	V
$V_{G2-S(th)}$	gate 2-source threshold voltage	$V_{G1-S} = V_{DS} = 5\ \text{V}$; $I_D = 20\ \mu\text{A}$	0.3	1.2	V
I_{DSX}	drain-source current	$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 5\ \text{V}$; $R_{G1} = 120\ \text{k}\Omega$; note 1	12	20	mA
I_{G1-SS}	gate 1 cut-off current	$V_{G1-S} = 5\ \text{V}$; $V_{G2-S} = V_{DS} = 0$	—	50	nA
I_{G2-SS}	gate 2 cut-off current	$V_{G2-S} = 5\ \text{V}$; $V_{G1-S} = V_{DS} = 0$	—	50	nA

Note

1. R_{G1} connects gate 1 to $V_{GG} = 5\ \text{V}$; see Fig.18.

DYNAMIC CHARACTERISTICS

Common source; $T_{amb} = 25\ ^\circ\text{C}$; $V_{DS} = 5\ \text{V}$; $V_{G2-S} = 4\ \text{V}$; $I_D = 15\ \text{mA}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ y_{fs} $	forward transfer admittance	pulsed; $T_j = 25\ ^\circ\text{C}$	36	43	50	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\ \text{MHz}$	—	3.6	4.3	pF
C_{ig2-s}	input capacitance at gate 2	$f = 1\ \text{MHz}$	—	2.3	3	pF
C_{os}	drain-source capacitance	$f = 1\ \text{MHz}$	—	2.3	3	pF
C_{rs}	reverse transfer capacitance	$f = 1\ \text{MHz}$	—	35	50	fF
F	noise figure	$f = 800\ \text{MHz}$; $G_S = G_{Sopt}$; $B_S = B_{Sopt}$	—	2	2.8	dB

N-channel dual gate MOS-FETs

BF909; BF909R




Fig.4 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values; see Fig.18.




Fig.5 Transfer characteristics; typical values.




Fig.6 Output characteristics; typical values.





Fig.7 Gate 1 current as a function of gate 1 voltage; typical values.


N-channel dual gate MOS-FETs

BF909; BF909R




$V_{DS} = 5\text{ V}$.
 $T_j = 25\text{ }^{\circ}\text{C}$.

Fig.8 Forward transfer admittance as a function of drain current; typical values.




$V_{DS} = 5\text{ V}$; $V_{GS-S} = 4\text{ V}$.
 $T_j = 25\text{ }^{\circ}\text{C}$.

Fig.9 Drain current as a function of gate 1 current; typical values.



$V_{DS} = 5\text{ V}$; $V_{GS-S} = 4\text{ V}$.
 $R_{G1} = 120\text{ k}\Omega$ (connected to V_{GG}); $T_j = 25\text{ }^{\circ}\text{C}$.

Fig.10 Drain current as a function of gate 1 supply voltage ($= V_{GG}$); typical values; see Fig.18.




$V_{GS-S} = 4\text{ V}$.
 R_{G1} connected to V_{GG} ; $T_j = 25\text{ }^{\circ}\text{C}$.

Fig.11 Drain current as a function of gate 1 ($= V_{GG}$) and drain supply voltage; typical values; see Fig.18.


N-channel dual gate MOS-FETs

BF909; BF909R




$V_{DS} = 5 \text{ V}$; $T_J = 25^\circ\text{C}$.
 $R_{G1} = 120 \text{ k}\Omega$ (connected to V_{GG}).

Fig. 12 Drain current as a function of gate 2 voltage; typical values; see Fig. 18.




$V_{DS} = 5 \text{ V}$; $T_J = 25^\circ\text{C}$.
 $R_{G1} = 120 \text{ k}\Omega$ (connected to V_{GG}).

Fig. 13 Gate 1 current as a function of gate 2 voltage; typical values; see Fig. 18.



$V_{DS} = 5 \text{ V}$; $V_{G2} = 4 \text{ V}$.
 $I_D = 15 \text{ mA}$; $T_{amb} = 25^\circ\text{C}$.

Fig. 14 Input admittance as a function of frequency; typical values.




$V_{DS} = 5 \text{ V}$; $V_{G2} = 4 \text{ V}$.
 $I_D = 15 \text{ mA}$; $T_{amb} = 25^\circ\text{C}$.

Fig. 15 Reverse transfer admittance and phase as a function of frequency; typical values.


N-channel dual gate MOS-FETs

BF909; BF909R



$V_{DS} = 5 \text{ V}$; $V_{G2} = 4 \text{ V}$.
 $I_D = 15 \text{ mA}$; $T_{amb} = 25^\circ\text{C}$.

Fig.16 Forward transfer admittance and phase as a function of frequency; typical values.



$V_{DS} = 5 \text{ V}$; $V_{G2} = 4 \text{ V}$.
 $I_D = 15 \text{ mA}$; $T_{amb} = 25^\circ\text{C}$.

Fig.17 Output admittance as a function of frequency; typical values.




Fig.18 Cross-modulation test set-up.

N-channel dual gate MOS-FETs

BF909; BF909R

Table 1 Scattering parameters: $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$; $V_{\text{DS}} = 5\text{ V}$; $V_{\text{G2-S}} = 4\text{ V}$; $I_{\text{D}} = 15\text{ mA}$

f (MHz)	S ₁₁		S ₂₁		S ₁₂		S ₂₂	
	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
50	0.985	-6.4	4.064	172.3	0.001	86.9	0.985	-3.2
100	0.978	-12.6	3.997	164.9	0.002	82.7	0.982	-6.4
200	0.957	-25.0	3.886	150.8	0.005	74.3	0.973	-12.6
300	0.931	-36.5	3.682	137.3	0.006	68.9	0.960	-18.6
400	0.899	-47.6	3.484	123.8	0.007	59.6	0.947	-24.2
500	0.868	-57.4	3.260	111.7	0.007	57.9	0.936	-29.6
600	0.848	-66.6	3.053	101.0	0.006	58.5	0.927	-34.8
700	0.816	-74.6	2.829	90.3	0.005	65.5	0.919	-39.8
800	0.792	-82.2	2.652	79.9	0.005	83.3	0.913	-44.6
900	0.772	-89.3	2.470	69.5	0.005	114.9	0.910	-49.5
1000	0.754	-95.6	2.328	59.5	0.006	138.7	0.909	-54.6

Table 2 Noise data: $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$; $V_{\text{DS}} = 5\text{ V}$; $V_{\text{G2-S}} = 4\text{ V}$; $I_{\text{D}} = 15\text{ mA}$

f (MHz)	F _{min} (dB)	Γ_{opt}		r _n
		(ratio)	(deg)	
800	2.00	0.603	67.71	0.581

Dual-gate MOS-FETs

BF909A; BF909AR

FEATURES

- Specially designed for use at 5 V supply voltage
- High forward transfer admittance
- Short channel transistor with high forward transfer admittance to input capacitance ratio
- Low noise gain controlled amplifier up to 1 GHz
- Superior cross-modulation performance during AGC.

APPLICATIONS



- VHF and UHF applications with 3 to 7 V supply voltage such as television tuners and professional communication equipment.

DESCRIPTION

Enhancement type field-effect transistor in a plastic microminiature SOT143B or SOT143R package. The transistor consists of an amplifier MOS-FET with source and substrate interconnected and an internal bias circuit to ensure good cross-modulation performance during AGC.

PINNING

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	g ₂	gate 2
4	g ₁	gate 1



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DS}	drain-source voltage		—	—	7	V
I _D	drain current		—	—	40	mA
P _{tot}	total power dissipation		—	—	200	mW
T _j	operating junction temperature		—	—	150	°C
y _{fs}	forward transfer admittance		36	43	50	mS
C _{ig1-s}	input capacitance at gate 1		—	3.6	4.3	pF
C _{rs}	reverse transfer capacitance	f = 1 MHz	—	35	50	fF
F	noise figure	f = 800 MHz	—	2	2.8	dB

CAUTION

This product is supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport and handling. For further information, refer to Philips specs.: SNW-EQ-608, SNW-FQ-302A, and SNW-FQ-302B.

Dual-gate MOS-FETs

BF909A; BF909AR


LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	7	V
I_D	drain current		–	40	mA
I_{G1}	gate 1 current		–	± 10	mA
I_{G2}	gate 2 current		–	± 10	mA
P_{tot}	total power dissipation	see Fig.3			
	BF909A	$T_{amb} \leq 50\text{ }^{\circ}\text{C}$; note 1	–	200	mW
	BF909AR	$T_{amb} \leq 40\text{ }^{\circ}\text{C}$; note 1	–	200	mW
T_{stg}	storage temperature		–65	+150	$^{\circ}\text{C}$
T_j	operating junction temperature		–	150	$^{\circ}\text{C}$

Note

1. Device mounted on a printed-circuit board.



Dual-gate MOS-FETs

BF909A; BF909AR

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient	note 1		
	BF909A		500	K/W
	BF909AR		550	K/W
$R_{th\ j-s}$	thermal resistance from junction to soldering point	note 2		
	BF909A		290	K/W
	BF909AR		360	K/W

Notes

1. Device mounted on a printed-circuit board.
2. T_s is the temperature at the soldering point of the source lead.

STATIC CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$; $I_{G1-S} = 10\text{ mA}$	6	15	V
$V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$; $I_{G2-S} = 10\text{ mA}$	6	15	V
$V_{(F)S-G1}$	forward source-gate 1 voltage	$V_{G2-S} = V_{DS} = 0$; $I_{S-G1} = 10\text{ mA}$	0.5	1.5	V
$V_{(F)S-G2}$	forward source-gate 2 voltage	$V_{G1-S} = V_{DS} = 0$; $I_{S-G2} = 10\text{ mA}$	0.5	1.5	V
$V_{G1-S(th)}$	gate 1-source threshold voltage	$V_{G2-S} = 4\text{ V}$; $V_{DS} = 5\text{ V}$; $I_D = 20\text{ }\mu\text{A}$	0.3	1	V
$V_{G2-S(th)}$	gate 2-source threshold voltage	$V_{G1-S} = V_{DS} = 5\text{ V}$; $I_D = 20\text{ }\mu\text{A}$	0.3	1.2	V
I_{DSX}	drain-source current	$V_{G2-S} = 4\text{ V}$; $V_{DS} = 5\text{ V}$; $R_{G1} = 120\text{ k}\Omega$; note 1	12	20	mA
I_{G1-SS}	gate 1 cut-off current	$V_{G1-S} = 5\text{ V}$; $V_{G2-S} = V_{DS} = 0$	–	50	nA
I_{G2-SS}	gate 2 cut-off current	$V_{G2-S} = 5\text{ V}$; $V_{G1-S} = V_{DS} = 0$	–	50	nA

Note

1. R_{G1} connects gate 1 to $V_{GG} = 5\text{ V}$; see Fig.18.


DYNAMIC CHARACTERISTICS

Common source; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $V_{DS} = 5\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 15\text{ mA}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ y_{fs} $	forward transfer admittance	pulsed; $T_j = 25\text{ }^{\circ}\text{C}$	36	43	50	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\text{ MHz}$	–	3.6	4.3	pF
C_{ig2-s}	input capacitance at gate 2	$f = 1\text{ MHz}$	–	2.3	3	pF
C_{os}	drain-source capacitance	$f = 1\text{ MHz}$	–	2.4	3	pF
C_{rs}	reverse transfer capacitance	$f = 1\text{ MHz}$	–	35	50	fF
F	noise figure	$f = 800\text{ MHz}$; $G_S = G_{Sopt}$; $B_S = B_{Sopt}$	–	2	2.8	dB

Dual-gate MOS-FETs


BF909A; BF909AR



$V_{DS} = 5$ V; $V_{GG} = 5$ V; $f_w = 50$ MHz.


$f_{unw} = 60$ MHz; $T_{amb} = 25$ °C; $R_{G1} = 120$ k Ω .

Fig.4 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values; see Fig.18.




$V_{DS} = 5$ V; $T_j = 25$ °C.

Fig.5 Transfer characteristics; typical values.



$V_{DS} = 5$ V; $V_{G2-S} = 4$ V; $T_j = 25$ °C.

Fig.6 Output characteristics; typical values.




$V_{DS} = 5$ V; $T_j = 25$ °C.

Fig.7 Gate 1 current as a function of gate 1 voltage; typical values.


Dual-gate MOS-FETs

BF909A; BF909AR




$V_{DS} = 5\text{ V}$; $T_J = 25\text{ }^{\circ}\text{C}$.

Fig. 8 Forward transfer admittance as a function of drain current; typical values.




$V_{DS} = 5\text{ V}$; $V_{GS-S} = 4\text{ V}$; $T_J = 25\text{ }^{\circ}\text{C}$.

Fig. 9 Drain current as a function of gate 1 current; typical values.



$V_{DS} = 5\text{ V}$; $V_{GS-S} = 4\text{ V}$; $R_{G1} = 120\text{ k}\Omega$ (connected to V_{GG}); $T_J = 25\text{ }^{\circ}\text{C}$.

Fig. 10 Drain current as a function of gate 1 supply voltage ($= V_{GG}$); typical values; see Fig. 18.




$V_{GS-S} = 4\text{ V}$; R_{G1} connected to V_{GG} ; $T_J = 25\text{ }^{\circ}\text{C}$.

Fig. 11 Drain current as a function of gate 1 ($= V_{GG}$) and drain supply voltage; typical values; see Fig. 18.


Dual-gate MOS-FETs

BF909A; BF909AR




$V_{DS} = 5$ V; $T_j = 25$ °C; $R_{G1} = 120$ k Ω (connected to V_{GG}).

Fig. 12 Drain current as a function of gate 2 voltage; typical values; see Fig. 18.




$V_{DS} = 5$ V; $T_j = 25$ °C; $R_{G1} = 120$ k Ω (connected to V_{GG}).

Fig. 13 Gate 1 current as a function of gate 2 voltage; typical values; see Fig. 18.



$V_{DS} = 5$ V; $V_{G2} = 4$ V; $I_D = 15$ mA; $T_{amb} = 25$ °C.

Fig. 14 Input admittance as a function of frequency; typical values.




$V_{DS} = 5$ V; $V_{G2} = 4$ V; $I_D = 15$ mA; $T_{amb} = 25$ °C.

Fig. 15 Reverse transfer admittance and phase as a function of frequency; typical values.


Dual-gate MOS-FETs

BF909A; BF909AR



$V_{DS} = 5$ V; $V_{G2} = 4$ V; $I_D = 15$ mA; $T_{amb} = 25$ °C.

Fig.16 Forward transfer admittance and phase as a function of frequency; typical values.



$V_{DS} = 5$ V; $V_{G2} = 4$ V; $I_D = 15$ mA; $T_{amb} = 25$ °C.

Fig.17 Output admittance as a function of frequency; typical values.




Fig.18 Cross-modulation test set-up.

Dual-gate MOS-FETs

BF909A; BF909AR

Table 1 Scattering parameters: $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$; $V_{\text{DS}} = 5\text{ V}$; $V_{\text{G2-S}} = 4\text{ V}$; $I_{\text{D}} = 15\text{ mA}$

f (MHz)	S ₁₁		S ₂₁		S ₁₂		S ₂₂	
	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
50	0.988	-5.9	4.258	172.8	0.001	89.1	0.990	-3.2
100	0.982	-11.9	4.219	165.4	0.002	81.9	0.998	-6.4
200	0.964	-23.4	4.090	151.7	0.004	73.9	0.979	-12.6
300	0.939	-34.3	3.899	138.4	0.005	66.8	0.969	-18.6
400	0.911	-44.7	3.708	125.9	0.005	61.7	0.956	-24.4
500	0.883	-54.2	3.467	114.2	0.005	60.5	0.944	-29.9
600	0.853	-62.9	3.246	103.3	0.005	63.3	0.934	-35.1
700	0.828	-70.9	3.036	92.7	0.004	72.4	0.924	-40.1
800	0.805	-78.3	2.843	82.5	0.004	97.9	0.916	-45.1
900	0.777	-85.4	2.634	72.6	0.005	121.3	0.906	-50.0
1000	0.749	-91.8	2.450	63.2	0.006	138.7	0.890	-54.9

Table 2 Noise data: $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$; $V_{\text{DS}} = 5\text{ V}$; $V_{\text{G2-S}} = 4\text{ V}$; $I_{\text{D}} = 15\text{ mA}$

f (MHz)	F _{min} (dB)	Γ _{opt}		r _n
		(ratio)	(deg)	
800	2.00	0.603	67.71	0.581

N-channel dual-gate MOS-FET

BF909AWR

FEATURES

- Specially designed for use at 5 V supply voltage
- Short channel transistor with high forward transfer admittance to input capacitance ratio
- Low noise gain controlled amplifier up to 1 GHz
- Superior cross-modulation performance during AGC.

APPLICATIONS


- VHF and UHF applications with 3 to 7 V supply voltage such as television tuners and professional communication equipment.

DESCRIPTION

Enhancement type field-effect transistor in a plastic microminiature SOT343R package. The transistor consists of an amplifier MOS-FET with source and substrate interconnected and an internal bias circuit to ensure good cross-modulation performance during AGC.

PINNING

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	g ₂	gate 2
4	g ₁	gate 1



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DS}	drain-source voltage		—	—	7	V
I _D	drain current		—	—	40	mA
P _{tot}	total power dissipation		—	—	280	mW
T _j	operating junction temperature		—	—	150	°C
y _{fs}	forward transfer admittance		36	43	50	mS
C _{ig1-s}	input capacitance at gate 1		—	3.6	4.3	pF
C _{rs}	reverse transfer capacitance	f = 1 MHz	—	30	50	fF
F	noise figure	f = 800 MHz	—	2	2.8	dB

CAUTION

This product is supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport and handling. For further information, refer to Philips specs.: SNW-EQ-608, SNW-FQ-302A, and SNW-FQ-302B.

N-channel dual-gate MOS-FET

BF909AWR


LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	7	V
I_D	drain current		–	40	mA
I_{G1}	gate 1 current		–	± 10	mA
I_{G2}	gate 2 current		–	± 10	mA
P_{tot}	total power dissipation	up to $T_{amb} = 50\text{ }^{\circ}\text{C}$; see Fig.2; note 1	–	280	mW
T_{stg}	storage temperature range		–65	+150	$^{\circ}\text{C}$
T_j	operating junction temperature		–	+150	$^{\circ}\text{C}$

Note

1. Device mounted on a printed-circuit board.



N-channel dual-gate MOS-FET

BF909AWR

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient	note 1	350	K/W
$R_{th\ j-s}$	thermal resistance from junction to soldering point	note 2	210	K/W

Notes

1. Device mounted on a printed-circuit board.
2. Soldering point of the source lead.

STATIC CHARACTERISTICS

$T_j = 25\ ^\circ\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$; $I_{G1-S} = 10\ \text{mA}$	6	15	V
$V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$; $I_{G2-S} = 10\ \text{mA}$	6	15	V
$V_{(F)S-G1}$	forward source-gate 1 voltage	$V_{G2-S} = V_{DS} = 0$; $I_{S-G1} = 10\ \text{mA}$	0.5	1.5	V
$V_{(F)S-G2}$	forward source-gate 2 voltage	$V_{G1-S} = V_{DS} = 0$; $I_{S-G2} = 10\ \text{mA}$	0.5	1.5	V
$V_{G1-S(th)}$	gate 1-source threshold voltage	$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 5\ \text{V}$; $I_D = 20\ \mu\text{A}$	0.3	1	V
$V_{G2-S(th)}$	gate 2-source threshold voltage	$V_{G1-S} = V_{DS} = 5\ \text{V}$; $I_D = 20\ \mu\text{A}$	0.3	1.2	V
I_{DSX}	drain-source current	$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 5\ \text{V}$; $R_{G1} = 120\ \text{k}\Omega$; note 1	12	20	mA
I_{G1-SS}	gate 1 cut-off current	$V_{G2-S} = V_{DS} = 0$; $V_{G1-S} = 5\ \text{V}$	—	50	nA
I_{G2-SS}	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0$; $V_{G2-S} = 5\ \text{V}$	—	50	nA

Note

1. R_{G1} connects gate 1 to $V_{GG} = 5\ \text{V}$.


DYNAMIC CHARACTERISTICS

Common source; $T_{amb} = 25\ ^\circ\text{C}$; $V_{DS} = 5\ \text{V}$; $V_{G2-S} = 4\ \text{V}$; $I_D = 15\ \text{mA}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ y_{fs} $	forward transfer admittance	pulsed; $T_j = 25\ ^\circ\text{C}$	36	43	50	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\ \text{MHz}$	—	3.6	4.3	pF
C_{ig2-s}	input capacitance at gate 2	$f = 1\ \text{MHz}$	—	2.3	3	pF
C_{os}	drain-source capacitance	$f = 1\ \text{MHz}$	—	2.4	3	pF
C_{rs}	reverse transfer capacitance	$f = 1\ \text{MHz}$	—	30	50	fF
F	noise figure	$f = 800\ \text{MHz}$; $G_S = G_{Sopt}$; $B_S = B_{Sopt}$	—	2	2.8	dB


N-channel dual-gate MOS-FET

BF909AWR




$V_{DS} = 5$ V; $V_{GG} = 5$ V; $f_w = 50$ MHz.
 $f_{unw} = 60$ MHz; $T_{amb} = 25$ °C; $R_{G1} = 120$ k Ω .

Fig.3 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values; see Fig.17.




$V_{DS} = 5$ V; $T_J = 25$ °C.

Fig.4 Transfer characteristics; typical values.



$V_{G2-S} = 4$ V; $T_J = 25$ °C.

Fig.5 Output characteristics; typical values.




$V_{DS} = 5$ V; $T_J = 25$ °C.

Fig.6 Gate 1 current as a function of gate 1 voltage; typical values.


N-channel dual-gate MOS-FET

BF909AWR




$V_{DS} = 5\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$.

Fig. 7 Forward transfer admittance as a function of drain current; typical values.




$V_{DS} = 5\text{ V}$; $V_{GS-S} = 4\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$.

Fig. 8 Drain current as a function of gate 1 current; typical values.



$V_{DS} = 5\text{ V}$; $V_{GS-S} = 4\text{ V}$.
 $R_{G1} = 120\text{ k}\Omega$ (connected to V_{GG}); $T_j = 25\text{ }^{\circ}\text{C}$.

Fig. 9 Drain current as a function of gate 1 supply voltage ($= V_{GG}$); typical values; see Fig. 17.




$V_{GS-S} = 4\text{ V}$; R_{G1} connected to V_{GG} ; $T_j = 25\text{ }^{\circ}\text{C}$.

Fig. 10 Drain current as a function of gate 1 ($= V_{GG}$) and drain supply voltage; typical values; see Fig. 17.


N-channel dual-gate MOS-FET

BF909AWR




$V_{DS} = 5 \text{ V}$; $T_j = 25 \text{ }^\circ\text{C}$; $R_{G1} = 120 \text{ k}\Omega$ (connected to V_{GG}).

Fig. 11 Drain current as a function of gate 2 voltage; typical values; see Fig. 17.




$V_{DS} = 5 \text{ V}$; $T_j = 25 \text{ }^\circ\text{C}$; $R_{G1} = 120 \text{ k}\Omega$ (connected to V_{GG}).

Fig. 12 Gate 1 current as a function of gate 2 voltage; typical values; see Fig. 17.



$V_{DS} = 5 \text{ V}$; $V_{G2} = 4 \text{ V}$; $I_D = 15 \text{ mA}$; $T_{amb} = 25 \text{ }^\circ\text{C}$.

Fig. 13 Input admittance as a function of frequency; typical values.



$V_{DS} = 5 \text{ V}$; $V_{G2} = 4 \text{ V}$; $I_D = 15 \text{ mA}$; $T_{amb} = 25 \text{ }^\circ\text{C}$.

Fig. 14 Reverse transfer admittance and phase as a function of frequency; typical values.

N-channel dual-gate MOS-FET

BF909AWR


 $V_{DS} = 5 \text{ V}; V_{G2} = 4 \text{ V}; I_D = 15 \text{ mA}; T_{amb} = 25^\circ \text{C}.$

Fig.15 Forward transfer admittance and phase as a function of frequency; typical values.


 $V_{DS} = 5 \text{ V}; V_{G2} = 4 \text{ V}; I_D = 15 \text{ mA}; T_{amb} = 25^\circ \text{C}.$

Fig.16 Output admittance as a function of frequency; typical values.




Fig.17 Cross-modulation test set-up.

N-channel dual-gate MOS-FET

BF909AWR

Table 1 Scattering parameters: $V_{DS} = 5\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 15\text{ mA}$; $T_{amb} = 25\text{ °C}$

f (MHz)	S ₁₁		S ₂₁		S ₁₂		S ₂₂	
	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
50	0.987	-6.0	4.070	172.7	0.001	86.9	0.989	-3.1
100	0.980	-11.8	4.041	165.4	0.002	82.9	0.987	-6.1
200	0.956	-23.0	3.897	151.3	0.003	73.4	0.978	-12.1
300	0.911	-33.3	3.654	136.9	0.004	70.6	0.962	-17.7
400	0.888	-44.2	3.531	125.4	0.005	67.4	0.951	-23.3
500	0.845	-53.5	3.265	113.4	0.005	66.6	0.934	-28.6
600	0.803	-62.3	3.055	102.3	0.005	75.0	0.917	-33.6
700	0.758	-70.9	2.836	91.3	0.004	93.1	0.902	-38.5
800	0.719	-78.8	2.653	80.9	0.004	115.2	0.889	-43.5
900	0.683	-86.4	2.456	70.9	0.006	132.7	0.878	-48.3
1000	0.653	-93.9	2.299	61.4	0.008	141.0	0.870	-53.3

Table 2 Noise data: $V_{DS} = 5\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 15\text{ mA}$; $T_{amb} = 25\text{ °C}$

f (MHz)	F _{min} (dB)	Γ _{opt}		r _n
		(ratio)	(deg)	
800	2.00	0.603	67.71	0.581

N-channel dual-gate MOS-FET

BF909WR

FEATURES

- Specially designed for use at 5 V supply voltage
- Short channel transistor with high forward transfer admittance to input capacitance ratio
- Low noise gain controlled amplifier up to 1 GHz
- Superior cross-modulation performance during AGC.

APPLICATIONS

- VHF and UHF applications with 3 to 7 V supply voltage such as television tuners and professional communications equipment.

DESCRIPTION


Enhancement type field-effect transistor in a plastic microminiature SOT343R package. The transistor consists of an amplifier MOS-FET with source and substrate interconnected and an internal bias circuit to ensure good cross-modulation performance during AGC.

CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

PINNING

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	g ₂	gate 2
4	g ₁	gate 1



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{DS}	drain-source voltage		—	—	7	V
I_D	drain current		—	—	40	mA
P_{tot}	total power dissipation		—	—	280	mW
T_j	operating junction temperature		—	—	150	°C
$ y_{fs} $	forward transfer admittance		36	43	50	mS
C_{ig1-s}	input capacitance at gate 1		—	3.6	4.3	pF
C_{rs}	reverse transfer capacitance	$f = 1 \text{ MHz}$	—	30	50	fF
F	noise figure	$f = 800 \text{ MHz}$	—	2	2.8	dB

N-channel dual-gate MOS-FET

BF909WR


LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	7	V
I_D	drain current		–	40	mA
I_{G1}	gate 1 current		–	± 10	mA
I_{G2}	gate 2 current		–	± 10	mA
P_{tot}	total power dissipation	up to $T_{amb} = 50\text{ }^{\circ}\text{C}$; see Fig.2; note 1	–	280	mW
T_{stg}	storage temperature range		–65	+150	$^{\circ}\text{C}$
T_j	operating junction temperature		–	+150	$^{\circ}\text{C}$

Note

1. Device mounted on a printed-circuit board.



N-channel dual-gate MOS-FET

BF909WR

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient	note 1	350	K/W
$R_{th\ j-s}$	thermal resistance from junction to soldering point	$T_s = 91\ ^\circ\text{C}$; note 2	210	K/W

Notes

1. Device mounted on a printed-circuit board.
2. T_s is the temperature at the soldering point of the source lead.

STATIC CHARACTERISTICS

 $T_j = 25\ ^\circ\text{C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$; $I_{G1-S} = 10\ \text{mA}$	6	15	V
$V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$; $I_{G2-S} = 10\ \text{mA}$	6	15	V
$V_{(F)S-G1}$	forward source-gate 1 voltage	$V_{G2-S} = V_{DS} = 0$; $I_{S-G1} = 10\ \text{mA}$	0.5	1.5	V
$V_{(F)S-G2}$	forward source-gate 2 voltage	$V_{G1-S} = V_{DS} = 0$; $I_{S-G2} = 10\ \text{mA}$	0.5	1.5	V
$V_{G1-S(th)}$	gate 1-source threshold voltage	$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 5\ \text{V}$; $I_D = 20\ \mu\text{A}$	0.3	1	V
$V_{G2-S(th)}$	gate 2-source threshold voltage	$V_{G1-S} = V_{DS} = 5\ \text{V}$; $I_D = 20\ \mu\text{A}$	0.3	1.2	V
I_{DSX}	drain-source current	$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 5\ \text{V}$; $R_{G1} = 120\ \text{k}\Omega$; note 1	12	20	mA
I_{G1-SS}	gate 1 cut-off current	$V_{G2-S} = V_{DS} = 0$; $V_{G1-S} = 5\ \text{V}$	—	50	nA
I_{G2-SS}	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0$; $V_{G2-S} = 5\ \text{V}$	—	50	nA

Note

1. R_{G1} connects gate 1 to $V_{GG} = 5\ \text{V}$.

DYNAMIC CHARACTERISTICS

Common source; $T_{amb} = 25\ ^\circ\text{C}$; $V_{DS} = 5\ \text{V}$; $V_{G2-S} = 4\ \text{V}$; $I_D = 15\ \text{mA}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ y_{fs} $	forward transfer admittance	pulsed; $T_j = 25\ ^\circ\text{C}$	36	43	50	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\ \text{MHz}$	—	3.6	4.3	pF
C_{ig2-s}	input capacitance at gate 2	$f = 1\ \text{MHz}$	—	2.3	3	pF
C_{os}	drain-source capacitance	$f = 1\ \text{MHz}$	—	2.3	3	pF
C_{rs}	reverse transfer capacitance	$f = 1\ \text{MHz}$	—	30	50	fF
F	noise figure	$f = 800\ \text{MHz}$; $G_S = G_{Sopt}$; $B_S = B_{Sopt}$	—	2	2.8	dB

N-channel dual-gate MOS-FET

BF909WR




Fig.3 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values; see Fig.17.




Fig.4 Transfer characteristics; typical values.




Fig.5 Output characteristics; typical values.





Fig.6 Gate 1 current as a function of gate 1 voltage; typical values.


N-channel dual-gate MOS-FET

BF909WR




$V_{DS} = 5$ V.
 $T_j = 25$ °C.

Fig.7 Forward transfer admittance as a function of drain current; typical values.




$V_{DS} = 5$ V.
 $V_{G2-S} = 4$ V.
 $T_j = 25$ °C.

Fig.8 Drain current as a function of gate 1 current; typical values.



$V_{DS} = 5$ V; $V_{G2-S} = 4$ V.
 $R_{G1} = 120$ k Ω (connected to V_{GG}); $T_j = 25$ °C.

Fig.9 Drain current as a function of gate 1 supply voltage (= V_{GG}); typical values; see Fig.17.




$V_{G2-S} = 4$ V.
 R_{G1} connected to V_{GG} ; $T_j = 25$ °C.

Fig.10 Drain current as a function of gate 1 (= V_{GG}) and drain supply voltage; typical values; see Fig.17.


N-channel dual-gate MOS-FET

BF909WR




$V_{DS} = 5\text{ V}$; $T_J = 25\text{ }^\circ\text{C}$.
 $R_{G1} = 120\text{ k}\Omega$ (connected to V_{GG}).

Fig. 11 Drain current as a function of gate 2 voltage; typical values; see Fig. 17.




$V_{DS} = 5\text{ V}$; $T_J = 25\text{ }^\circ\text{C}$.
 $R_{G1} = 120\text{ k}\Omega$ (connected to V_{GG}).

Fig. 12 Gate 1 current as a function of gate 2 voltage; typical values; see Fig. 17.



$V_{DS} = 5\text{ V}$; $V_{G2} = 4\text{ V}$.
 $I_D = 15\text{ mA}$; $T_{amb} = 25\text{ }^\circ\text{C}$.

Fig. 13 Input admittance as a function of frequency; typical values.






$V_{DS} = 5\text{ V}$; $V_{G2} = 4\text{ V}$.
 $I_D = 15\text{ mA}$; $T_{amb} = 25\text{ }^\circ\text{C}$.

Fig. 14 Reverse transfer admittance and phase as a function of frequency; typical values.

N-channel dual-gate MOS-FET

BF909WR



N-channel dual-gate MOS-FET

BF909WR

Table 1 Scattering parameters: $V_{DS} = 5\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 15\text{ mA}$; $T_{amb} = 25\text{ °C}$

f (MHz)	S ₁₁		S ₂₁		S ₁₂		S ₂₂	
	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
50	0.985	-6.4	4.064	172.3	0.001	86.9	0.985	-3.2
100	0.978	-12.6	3.997	164.9	0.002	82.7	0.982	-6.4
200	0.957	-25.0	3.886	150.8	0.005	74.3	0.973	-12.6
300	0.931	-36.5	3.682	137.3	0.006	68.9	0.960	-18.6
400	0.899	-47.6	3.484	123.8	0.007	59.6	0.947	-24.2
500	0.868	-57.4	3.260	111.7	0.007	57.9	0.936	-29.6
600	0.848	-66.6	3.053	101.0	0.006	58.5	0.927	-34.8
700	0.816	-74.6	2.829	90.3	0.005	65.5	0.919	-39.8
800	0.792	-82.2	2.652	79.9	0.005	83.3	0.913	-44.6
900	0.772	-89.3	2.470	69.5	0.005	114.9	0.910	-49.5
1000	0.754	-95.6	2.328	59.5	0.006	138.7	0.909	-54.6

Table 2 Noise data: $V_{DS} = 5\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 15\text{ mA}$; $T_{amb} = 25\text{ °C}$

f (MHz)	F _{min} (dB)	Γ _{opt}		r _n
		(ratio)	(deg)	
800	2.00	0.603	67.71	0.581

N-channel dual-gate MOS-FET

BF989

FEATURES

- Protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

APPLICATIONS


- UHF applications such as:
 - UHF television tuners
 - Professional communication equipment.

PINNING

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	g ₂	gate 2
4	g ₁	gate 1

DESCRIPTION

Depletion type field-effect transistor in a plastic SOT143 microminiature package with interconnected source and substrate.



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
V_{DS}	drain-source voltage		—	20	V
I_D	drain current		—	20	mA
P_{tot}	total power dissipation	up to $T_{amb} = 60\text{ }^{\circ}\text{C}$	—	200	mW
T_j	junction temperature		—	150	$^{\circ}\text{C}$
$ Y_{fs} $	transfer admittance	$f = 1\text{ kHz}; I_D = 7\text{ mA}; V_{DS} = 10\text{ V}; V_{G2-S} = 4\text{ V}$	12	—	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\text{ MHz}; I_D = 7\text{ mA}; V_{DS} = 10\text{ V}; V_{G2-S} = 4\text{ V}$	1.8	—	pF
C_{rs}	feedback capacitance	$f = 1\text{ MHz}; I_D = 7\text{ mA}; V_{DS} = 10\text{ V}; V_{G2-S} = 4\text{ V}$	25	—	fF
F	noise figure	$f = 800\text{ MHz}; G_S = 2\text{ mS}; B_S = B_{Sopt}; I_D = 7\text{ mA}; V_{DS} = 10\text{ V}; V_{G2-S} = 4\text{ V}$	2.8	—	dB

N-channel dual-gate MOS-FET

BF989

LIMITING VALUES

In according with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	20	V
I_D	drain current (DC)		–	20	mA
$I_{D(AV)}$	average drain current		–	20	mA
I_{G1-S}	gate 1-source current		–	± 10	mA
I_{G2-S}	gate 2-source current		–	± 10	mA
P_{tot}	total power dissipation	up to $T_{amb} = 60\text{ }^{\circ}\text{C}$; note 1	–	200	mW
T_{stg}	storage temperature range		–65	+150	$^{\circ}\text{C}$
T_j	junction temperature		–	150	$^{\circ}\text{C}$

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient	in free air; note 1	460	K/W

Note to the Limiting values and the Thermal characteristics

1. Device mounted on a ceramic substrate of $8 \times 10 \times 0.7\text{ mm}$.




Fig.2 Power derating curve.

N-channel dual-gate MOS-FET

BF989

STATIC CHARACTERISTICS

 $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{G1-SS}	gate 1 cut-off current	$V_{G1-S} = \pm 5\text{ V}$; $V_{G2-S} = V_{DS} = 0$	—	± 50	nA
I_{G2-SS}	gate 2 cut-off current	$V_{G2-S} = \pm 5\text{ V}$; $V_{G1-S} = V_{DS} = 0$	—	± 50	nA
I_{DSS}	drain-source cut-off voltage	$V_{DS} = 10\text{ V}$; $V_{G1-S} = 0$; $V_{G2-S} = 4\text{ V}$	2	20	mA
$V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$I_{G1-SS} = \pm 10\text{ mA}$; $V_{G2-S} = V_{DS} = 0$	± 6	± 20	V
$V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$I_{G2-SS} = \pm 10\text{ mA}$; $V_{G1-S} = V_{DS} = 0$	± 6	± 20	V
$V_{(P)G1-S}$	gate 1-source cut-off voltage	$I_D = 20\text{ }\mu\text{A}$; $V_{DS} = 10\text{ V}$; $V_{G2-S} = 4\text{ V}$	—	-2.7	V
$V_{(P)G2-S}$	gate 2-source cut-off voltage	$I_D = 20\text{ }\mu\text{A}$; $V_{DS} = 10\text{ V}$; $V_{G1-S} = 0$	—	-2.7	V

DYNAMIC CHARACTERISTICS

Measuring conditions (common source): $I_D = 7\text{ mA}$; $V_{DS} = 10\text{ V}$; $V_{G2-S} = 4\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	UNIT
$ Y_{fs} $	transfer admittance	$f = 1\text{ kHz}$	9.5	12	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\text{ MHz}$	—	1.8	pF
C_{ig2-s}	input capacitance at gate 2	$f = 1\text{ MHz}$	—	1	pF
C_{rs}	feedback capacitance	$f = 1\text{ MHz}$	—	25	fF
C_{os}	output capacitance	$f = 1\text{ MHz}$	—	0.9	pF
F	noise figure	$f = 200\text{ MHz}$; $G_S = 2\text{ mS}$; $B_S = B_{Sopt}$	—	1.6	dB
		$f = 800\text{ MHz}$; $G_S = 2\text{ mS}$; $B_S = B_{Sopt}$	—	2.8	dB

N-channel dual-gate MOS-FET

BF990A

FEATURES

- Protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

APPLICATIONS


- RF applications such as:
 - Television tuners with 12 V supply voltage
 - Professional communication equipment.

PINNING

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	g ₂	gate 2
4	g ₁	gate 1

DESCRIPTION

Depletion type field-effect transistor in a plastic SOT143 microminiature package with interconnected source and substrate.



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
V_{DS}	drain-source voltage		—	18	V
I_D	drain current		—	30	mA
P_{tot}	total power dissipation	up to $T_{amb} = 60\text{ }^{\circ}\text{C}$	—	200	mW
T_j	junction temperature		—	150	$^{\circ}\text{C}$
$ Y_{fs} $	transfer admittance	$f = 1\text{ kHz}; I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; V_{G2-S} = 4\text{ V}$	19	—	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\text{ MHz}; I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; V_{G2-S} = 4\text{ V}$	2.6	3	pF
C_{rs}	feedback capacitance	$f = 1\text{ MHz}; I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; V_{G2-S} = 4\text{ V}$	25	—	fF
F	noise figure	$f = 800\text{ MHz}; G_S = 5\text{ mS}; B_S = B_{Sopt}; I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; V_{G2-S} = 4\text{ V}$	2	3	dB

N-channel dual-gate MOS-FET

BF990A

LIMITING VALUES

In according with the Absolute Maximum Rating System (IEC 134).


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	18	V
I_D	drain current (DC)		–	30	mA
I_{G1-S}	gate 1-source current		–	± 10	mA
I_{G2-S}	gate 2-source current		–	± 10	mA
P_{tot}	total power dissipation	up to $T_{amb} = 60\text{ }^{\circ}\text{C}$; note 1	–	200	mW
T_{stg}	storage temperature		–65	+150	$^{\circ}\text{C}$
T_j	junction temperature		–	150	$^{\circ}\text{C}$

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient	in free air; note 1	460	K/W

Note to the Limiting values and the Thermal characteristics

1. Device mounted on a ceramic substrate of $8 \times 10 \times 0.7\text{ mm}$.



N-channel dual-gate MOS-FET

BF990A

STATIC CHARACTERISTICS


$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{G1-SS}	gate 1 cut-off current	$V_{G1-S} = \pm 7\text{ V}$; $V_{G2-S} = V_{DS} = 0$	—	± 25	nA
I_{G2-SS}	gate 2 cut-off current	$V_{G2-S} = \pm 7\text{ V}$; $V_{G1-S} = V_{DS} = 0$	—	± 25	nA
$V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$I_{G1-SS} = \pm 10\text{ mA}$; $V_{G2-S} = V_{DS} = 0$	± 8	± 20	V
$V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$I_{G2-SS} = \pm 10\text{ mA}$; $V_{G1-S} = V_{DS} = 0$	± 8	± 20	V
$V_{(P)G1-S}$	gate 1-source cut-off voltage	$I_D = 20\text{ }\mu\text{A}$; $V_{DS} = 10\text{ V}$; $V_{G2-S} = 4\text{ V}$	—	-1.3	V
$V_{(P)G2-S}$	gate 2-source cut-off voltage	$I_D = 20\text{ }\mu\text{A}$; $V_{DS} = 10\text{ V}$; $V_{G1-S} = 0$	—	-1.1	V

DYNAMIC CHARACTERISTICS


Measuring conditions (common source): $I_D = 10\text{ mA}$; $V_{DS} = 10\text{ V}$; $V_{G2-S} = 4\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ Y_{fs} $	transfer admittance	$f = 1\text{ kHz}$	18	19	—	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\text{ MHz}$	—	2.6	3	pF
C_{ig2-s}	input capacitance at gate 2	$f = 1\text{ MHz}$	—	1.4	—	pF
C_{rs}	feedback capacitance	$f = 1\text{ MHz}$	—	25	—	fF
C_{os}	output capacitance	$f = 1\text{ MHz}$	—	1.2	—	pF
F	noise figure	$f = 800\text{ MHz}$; $G_S = 5\text{ mS}$; $B_S = B_{Sopt}$	—	2	3	dB



$V_{G2-S} = 4\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.3 Output characteristics.



$V_{DS} = 10\text{ V}$; $V_{G2-S} = 4\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.4 Transfer characteristics.

N-channel dual-gate MOS-FET

BF991

FEATURES

- Protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

APPLICATIONS


- VHF applications such as:
 - VHF television tuners and FM tuners
 - Professional communication equipment.

PINNING

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	g ₂	gate 2
4	g ₁	gate 1

DESCRIPTION

Depletion type field-effect transistor in a plastic SOT143 microminiature package with interconnected source and substrate.



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
V _{DS}	drain-source voltage		—	20	V
I _D	drain current		—	20	mA
P _{tot}	total power dissipation	up to T _{amb} = 60 °C	—	200	mW
T _j	junction temperature		—	150	°C
Y _{fs}	transfer admittance	f = 1 kHz; I _D = 10 mA; V _{DS} = 10 V; V _{G2-S} = 4 V	14	—	mS
C _{ig1-s}	input capacitance at gate 1	f = 1 MHz; I _D = 10 mA; V _{DS} = 10 V; V _{G2-S} = 4 V	2.1	—	pF
C _{rs}	feedback capacitance	f = 1 MHz; I _D = 10 mA; V _{DS} = 10 V; V _{G2-S} = 4 V	20	—	fF
F	noise figure	f = 200 MHz; G _S = 2 mS; B _S = B _{Sopt} ; I _D = 10 mA; V _{DS} = 10 V; V _{G2-S} = 4 V	1	2	dB

N-channel dual-gate MOS-FET

BF991

LIMITING VALUES

In according with the Absolute Maximum Rating System (IEC 134).


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	20	V
I_D	drain current (DC)		–	20	mA
$I_{D(AV)}$	average drain current		–	20	mA
I_{G1-S}	gate 1-source current		–	± 10	mA
I_{G2-S}	gate 2-source current		–	± 10	mA
P_{tot}	total power dissipation	up to $T_{amb} = 60\text{ }^{\circ}\text{C}$; note 1	–	200	mW
T_{stg}	storage temperature		–65	+150	$^{\circ}\text{C}$
T_j	junction temperature		–	150	$^{\circ}\text{C}$

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient	in free air; note 1	460	K/W

Note to the Limiting values and the Thermal characteristics

1. Device mounted on a ceramic substrate of $8 \times 10 \times 0.7\text{ mm}$.



N-channel dual-gate MOS-FET

BF991

STATIC CHARACTERISTICS

 $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{G1-SS}	gate 1 cut-off current	$V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$	—	50	nA
I_{G2-SS}	gate 2 cut-off current	$V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$	—	50	nA
I_{DSS}	drain current	$V_{DS} = 10\text{ V}; V_{G1-S} = 0; V_{G2-S} = 4\text{ V}$	4	25	mA
$V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$	6	20	V
$V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$	6	20	V
$V_{(P)G1-S}$	gate 1-source cut-off voltage	$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G2-S} = 4\text{ V}$	—	-2.5	V
$V_{(P)G2-S}$	gate 2-source cut-off voltage	$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$	—	-2.5	V

DYNAMIC CHARACTERISTICS

Measuring conditions (common source): $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^{\circ}\text{C}$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ Y_{fs} $	transfer admittance	$f = 1\text{ kHz}$	10	14	—	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\text{ MHz}$	—	2.1	—	pF
C_{ig2-s}	input capacitance at gate 2	$f = 1\text{ MHz}$	—	1	—	pF
C_{rs}	feedback capacitance	$f = 1\text{ MHz}$	—	20	—	fF
C_{os}	output capacitance	$f = 1\text{ MHz}$	—	1.1	—	pF
F	noise figure	$f = 100\text{ MHz}; G_S = 1\text{ mS}; B_S = B_{Sopt}$	—	0.7	1.7	dB
		$f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_{Sopt}$	—	1	2	dB
G_{tr}	transducer gain; note 1	$f = 100\text{ MHz}; G_S = 1\text{ mS}; B_S = B_{Sopt}; G_L = 0.5\text{ mS}; B_L = B_{Lopt}$	—	29	—	dB
		$f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_{Sopt}; G_L = 0.5\text{ mS}; B_L = B_{Lopt}$	—	26	—	dB

Note

- Crystal mounted in a SOT103 package.

Silicon N-channel dual-gate MOS-FETs

BF992

APPLICATIONS

- VHF applications such as VHF television tuners and FM tuners with 12 V supply voltage. The device is also suitable for use in professional communications equipment.

DESCRIPTION

Depletion type field-effect transistor in a plastic micro-miniature SOT143 package with source and substrate interconnected.

The transistor is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

PINNING

PIN	SYMBOL	DESCRIPTION
1	s,b	source
2	d	drain
3	g_2	gate 2
4	g_1	gate 1




Fig.1 Simplified outline (SOT143) and symbol; BF992.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
V_{DS}	drain-source voltage (DC)		—	20	V
I_D	drain current (DC)		—	40	mA
P_{tot}	total power dissipation	$T_{amb} = 60\text{ }^{\circ}\text{C}$	—	200	mW
$ Y_{fs} $	forward transfer admittance	$f = 1\text{ kHz}; I_D = 15\text{ mA}; V_{DS} = 10\text{ V}; V_{G2-S} = 4\text{ V}$	25	—	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\text{ MHz}; I_D = 15\text{ mA}; V_{DS} = 10\text{ V}; V_{G2-S} = 4\text{ V}$	4	—	pF
C_{rs}	reverse transfer capacitance	$f = 1\text{ MHz}; I_D = 15\text{ mA}; V_{DS} = 10\text{ V}; V_{G2-S} = 4\text{ V}$	30	—	fF
F	noise figure	$G_S = 2\text{ mS}; I_D = 15\text{ mA}; V_{DS} = 10\text{ V}; V_{G2-S} = 4\text{ V}; f = 200\text{ MHz}$	1.2	—	dB
T_j	operating junction temperature		—	150	$^{\circ}\text{C}$

Silicon N-channel dual-gate MOS-FETs

BF992


LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	20	V
I_D	drain current		–	40	mA
$\pm I_{G1}$	gate 1 current		–	10	mA
$\pm I_{G2}$	gate 2 current		–	10	mA
P_{tot}	total power dissipation	up to $T_{amb} = 60\text{ }^{\circ}\text{C}$; see Fig.3; note 1	–	200	mW
T_{stg}	storage temperature		–65	+150	$^{\circ}\text{C}$
T_j	operating junction temperature		–	150	$^{\circ}\text{C}$

Note

1. Device mounted on a ceramic substrate, 8 mm × 10 mm × 0.7 mm.



Silicon N-channel dual-gate MOS-FETs

BF992

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient in free air BF992	note 1	460	K/W

Note

1. Device mounted on a ceramic substrate, 8 mm × 10 mm × 0.7 mm.

STATIC CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$; $I_{G1-SS} = \pm 10\text{ mA}$	8	20	V
$\pm V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$; $I_{G2-SS} = \pm 10\text{ mA}$	8	20	V
$-V_{(P)G1-S}$	gate 1-source cut-off voltage	$V_{G2-S} = 4\text{ V}$; $V_{DS} = 10\text{ V}$; $I_D = 20\text{ }\mu\text{A}$	0.2	1.3	V
$-V_{(P)G2-S}$	gate 2-source cut-off voltage	$V_{G1-S} = 0$; $V_{DS} = 10\text{ V}$; $I_D = 20\text{ }\mu\text{A}$	0.2	1.1	V
$\pm I_{G1-SS}$	gate 1 cut-off current	$V_{G2-S} = V_{DS} = 0$; $V_{G1-S} = \pm 7\text{ V}$	—	25	nA
$\pm I_{G2-SS}$	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0$; $V_{G2-S} = \pm 7\text{ V}$	—	25	nA

DYNAMIC CHARACTERISTICS

Common source; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $V_{DS} = 10\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 15\text{ mA}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ y_{fs} $	forward transfer admittance		20	25	—	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\text{ MHz}$	—	4	—	pF
C_{ig2-s}	input capacitance at gate 2	$f = 1\text{ MHz}$	—	1.7	—	pF
C_{os}	output capacitance	$f = 1\text{ MHz}$	—	2	—	pF
C_{rs}	reverse transfer capacitance	$f = 1\text{ MHz}$	—	30	40	fF
F	noise figure	$f = 200\text{ MHz}$; $G_S = 2\text{ mS}$	—	1.2	—	dB

Silicon N-channel dual-gate MOS-FETs

BF992



 $V_{G2-S} = 4 \text{ V}; T_J = 25^\circ\text{C}.$

Fig.4 Output characteristics; typical values.



 $V_{DS} = 10 \text{ V}; T_J = 25^\circ\text{C}.$

Fig.5 Transfer characteristics; typical values.



 $V_{DS} = 10 \text{ V}; T_J = 25^\circ\text{C}.$

Fig.6 Forward transfer admittance as a function of drain current; typical values.




 $V_{DS} = 10 \text{ V}; T_J = 25^\circ\text{C}.$

Fig.7 Forward transfer admittance as a function of gate 1-source voltage; typical values.


Silicon N-channel dual-gate MOS-FETs

BF992




$V_{DS} = 10 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $I_D = 15 \text{ mA}$; $T_{amb} = 25^\circ\text{C}$.

Fig.8 Input admittance as a function of frequency; typical values.




$V_{DS} = 10 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $I_D = 15 \text{ mA}$; $T_{amb} = 25^\circ\text{C}$.

Fig.9 Output admittance as a function of frequency; typical values.



$V_{DS} = 10 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $I_D = 15 \text{ mA}$; $T_{amb} = 25^\circ\text{C}$.

Fig.10 Forward transfer admittance as a function of frequency; typical values.



$V_{DS} = 10 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $I_D = 15 \text{ mA}$; $T_{amb} = 25^\circ\text{C}$.

Fig.11 Reverse transfer admittance as a function of frequency; typical values.

N-channel dual-gate MOS-FET

BF994S

FEATURES

- Protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

APPLICATIONS


- VHF applications such as:
 - VHF television tuners
 - Professional communication equipment.

PINNING

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	g ₂	gate 2
4	g ₁	gate 1

DESCRIPTION

Depletion type field-effect transistor in a plastic SOT143 microminiature package with interconnected source and substrate.



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
V_{DS}	drain-source voltage		—	20	V
I_D	drain current		—	30	mA
P_{tot}	total power dissipation	up to $T_{amb} = 60\text{ }^{\circ}\text{C}$	—	200	mW
T_j	junction temperature		—	150	$^{\circ}\text{C}$
$ Y_{fs} $	transfer admittance	$f = 1\text{ kHz}; I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; V_{G2-S} = 4\text{ V}$	18	—	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\text{ MHz}; I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; V_{G2-S} = 4\text{ V}$	2.5	3	pF
C_{rs}	feedback capacitance	$f = 1\text{ MHz}; I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; V_{G2-S} = 4\text{ V}$	25	—	fF
F	noise figure	$f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_{Sopt}; I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; V_{G2-S} = 4\text{ V}$	1	—	dB

N-channel dual-gate MOS-FET

BF994S

LIMITING VALUES

In according with the Absolute Maximum Rating System (IEC 134).


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	20	V
I_D	drain current (DC)		–	30	mA
$I_{D(AV)}$	average drain current		–	30	mA
I_{G1-S}	gate 1-source current		–	± 10	mA
I_{G2-S}	gate 2-source current		–	± 10	mA
P_{tot}	total power dissipation	up to $T_{amb} = 60\text{ }^{\circ}\text{C}$; note 1	–	200	mW
T_{stg}	storage temperature range		–65	+150	$^{\circ}\text{C}$
T_j	junction temperature		–	150	$^{\circ}\text{C}$

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient	in free air; note 1	460	K/W

Note to the Limiting values and the Thermal characteristics

1. Device mounted on a ceramic substrate of $8 \times 10 \times 0.7\text{ mm}$.



N-channel dual-gate MOS-FET

BF994S

STATIC CHARACTERISTICS

 $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{G1-SS}	gate 1 cut-off currents	$V_{G1-S} = \pm 5\text{ V}$; $V_{G2-S} = V_{DS} = 0$	–	± 50	nA
I_{G2-SS}	gate 2 cut-off currents	$V_{G2-S} = \pm 5\text{ V}$; $V_{G1-S} = V_{DS} = 0$	–	± 50	nA
$V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$I_{G1-SS} = \pm 10\text{ mA}$; $V_{G2-S} = V_{DS} = 0$	± 6	± 20	V
$V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$I_{G2-SS} = \pm 10\text{ mA}$; $V_{G1-S} = V_{DS} = 0$	± 6	± 20	V
I_{DSS}	drain-source cut-off voltage	$V_{DS} = 15\text{ V}$; $V_{G1-S} = 0$; $V_{G2-S} = 4\text{ V}$	4	20	mA
$V_{(P)G1-S}$	gate 1-source cut-off voltage	$I_D = 20\text{ }\mu\text{A}$; $V_{DS} = 15\text{ V}$; $V_{G2-S} = 4\text{ V}$	–	–2.5	V
$V_{(P)G2-S}$	gate 2-source cut-off voltage	$I_D = 20\text{ }\mu\text{A}$; $V_{DS} = 15\text{ V}$; $V_{G1-S} = 0$	–	–2	V

DYNAMIC CHARACTERISTICS

Measuring conditions (common source): $I_D = 10\text{ mA}$; $V_{DS} = 15\text{ V}$; $V_{G2-S} = 4\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ Y_{fs} $	transfer admittance	$f = 1\text{ kHz}$	15	18	–	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\text{ MHz}$	–	2.5	3	pF
C_{ig2-s}	input capacitance at gate 2	$f = 1\text{ MHz}$	–	1.2	–	pF
C_{rs}	feedback capacitance	$f = 1\text{ MHz}$	–	25	–	fF
C_{os}	output capacitance	$f = 1\text{ MHz}$	–	1	–	pF
F	noise figure	$f = 200\text{ MHz}$; $G_S = 2\text{ mS}$; $B_S = B_{Sopt}$	–	1	–	dB
G_p	power gain	$f = 200\text{ MHz}$; $G_S = 2\text{ mS}$; $B_S = B_{Sopt}$; $G_L = 0.5\text{ mS}$; $B_L = B_{Lopt}$	–	25	–	dB

N-channel dual-gate MOS-FET

BF996S

FEATURES

- Protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

APPLICATIONS


- RF applications such as:
 - UHF television tuners
 - Professional communication equipment.

PINNING

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	g_2	gate 2
4	g_1	gate 1

DESCRIPTION

Depletion type field-effect transistor in a plastic SOT143 microminiature package with interconnected source and substrate.



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
V_{DS}	drain-source voltage		—	20	V
I_D	drain current		—	30	mA
P_{tot}	total power dissipation	up to $T_{amb} = 60\text{ }^{\circ}\text{C}$	—	200	mW
T_j	junction temperature		—	150	$^{\circ}\text{C}$
$ Y_{fs} $	transfer admittance	$f = 1\text{ kHz}; I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; V_{G2-S} = 4\text{ V}$	18	—	mS
C_{ig-1s}	input capacitance at gate 1	$f = 1\text{ MHz}; I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; V_{G2-S} = 4\text{ V}$	2.3	2.6	pF
C_{rs}	feedback capacitance	$f = 1\text{ MHz}; I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; V_{G2-S} = 4\text{ V}$	25	—	fF
F	noise figure	$f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_{Sopt}; I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; V_{GS-2} = 4\text{ V}$	1	—	dB

N-channel dual-gate MOS-FET

BF996S

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	20	V
I_D	drain current (DC)		–	30	mA
$I_{D(AV)}$	average drain current		–	30	mA
I_{G1-S}	gate 1 source		–	± 10	mA
I_{G2-S}	gate 2 source		–	± 10	mA
P_{tot}	total power dissipation	up to $T_{amb} = 60\text{ }^{\circ}\text{C}$; note 1	–	200	mW
T_{stg}	storage temperature range		–65	+150	$^{\circ}\text{C}$
T_j	junction temperature		–	150	$^{\circ}\text{C}$

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient	in free air; note 1	460	K/W

Note to the Limiting values and the Thermal characteristics

1. Device mounted on a ceramic substrate of $8 \times 10 \times 0.7\text{ mm}$.




Fig.2 Power derating curve.

N-channel dual-gate MOS-FET

BF996S

STATIC CHARACTERISTICS

 $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{G1-SS}	gate cut-off current	$V_{G1-S} = \pm 5\text{ V}; V_{G2-S} = V_{DS} = 0$	–	± 50	nA
I_{G2-SS}	gate cut-off current	$V_{G2-S} = \pm 5\text{ V}; V_{G1-S} = V_{DS} = 0$	–	± 50	nA
$V_{(BR)G1-SS}$	gate-source breakdown voltage	$I_{G1-S} = \pm 10\text{ mA}; V_{G2-S} = V_{DS} = 0$	± 6	± 20	V
$V_{(BR)G2-SS}$	gate-source breakdown voltage	$I_{G2-S} = \pm 10\text{ mA}; V_{G1-S} = V_{DS} = 0$	± 6	± 20	V
I_{DSS}	drain current	$V_{DS} = 15\text{ V}; V_{G1-S} = 0; V_{G2-S} = 4\text{ V}$	4	20	mA
$V_{(P)G1-S}$	gate-source cut-off current	$I_D = 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; V_{G2-S} = 4\text{ V}$	–	–2.5	V
$V_{(P)G2-S}$	gate-source cut-off current	$I_D = 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; V_{G1-S} = 0$	–	–2	V

DYNAMIC CHARACTERISTICS

Measuring conditions (common source): $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^{\circ}\text{C}$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ Y_{fs} $	transfer admittance	$f = 1\text{ kHz}$	15	18	–	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\text{ MHz}$	–	2.3	2.6	pF
C_{ig2-s}	input capacitance at gate 2	$f = 1\text{ MHz}$	–	1.2	–	pF
C_{fs}	feedback capacitance	$f = 1\text{ MHz}$	–	25	–	fF
C_{os}	output capacitance	$f = 1\text{ MHz}$	–	0.8	–	pF
F	noise figure	$f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_{Sopt}$	–	1	–	dB
		$f = 800\text{ MHz}; G_S = 3.3\text{ mS}; B_S = B_{Sopt}$	–	1.8	–	dB
G_P	power gain	$f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_{Sopt}; G_L = 0.5\text{ mS}; B_L = B_{Lopt}$	–	25	–	dB
		$f = 800\text{ MHz}; G_S = 3.3\text{ mS}; B_S = B_{Sopt}; G_L = 1\text{ mS}; B_L = B_{Lopt}$	–	18	–	dB

Silicon N-channel dual-gate MOS-FETs

BF998; BF998R

FEATURES

- Short channel transistor with high forward transfer admittance to input capacitance ratio
- Low noise gain controlled amplifier up to 1 GHz.

APPLICATIONS

- VHF and UHF applications with 12 V supply voltage, such as television tuners and professional communications equipment.

DESCRIPTION

Depletion type field effect transistor in a plastic microminiature SOT143 or SOT143R package with source and substrate interconnected. The transistors are protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

CAUTION


The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

PINNING

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	g ₂	gate 2
4	g ₁	gate 1

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
V _{DS}	drain-source voltage		—	12	V
I _D	drain current		—	30	mA
P _{tot}	total power dissipation		—	200	mW
y _{fs}	forward transfer admittance		24	—	mS
C _{ig1-s}	input capacitance at gate 1		2.1	—	pF
C _{rs}	reverse transfer capacitance	f = 1 MHz	25	—	fF
F	noise figure	f = 800 MHz	1	—	dB
T _j	operating junction temperature		—	150	°C




Top view

MAM039

Marking code: MOp.

Fig.1 Simplified outline (SOT143) and symbol; BF998.



Top view

MAM040

Marking code: MOp̄.

Fig.2 Simplified outline (SOT143R) and symbol; BF998R.

Silicon N-channel dual-gate MOS-FETs

BF998; BF998R



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		—	12	V
I_D	drain current		—	30	mA
$\pm I_{G1}$	gate 1 current		—	10	mA
$\pm I_{G2}$	gate 2 current		—	10	mA
P_{tot}	total power dissipation; BF998	up to $T_{amb} = 60\text{ }^{\circ}\text{C}$; see Fig.3; note 1	—	200	mW
		up to $T_{amb} = 50\text{ }^{\circ}\text{C}$; see Fig.3; note 2	—	200	mW
P_{tot}	total power dissipation; BF998R	up to $T_{amb} = 50\text{ }^{\circ}\text{C}$; see Fig.4; note 1	—	200	mW
T_{stg}	storage temperature		-65	+150	$^{\circ}\text{C}$
T_j	operating junction temperature		—	150	$^{\circ}\text{C}$

Notes

1. Device mounted on a ceramic substrate, 8 mm × 10 mm × 0.7 mm.
2. Device mounted on a printed-circuit board.



Silicon N-channel dual-gate MOS-FETs

BF998; BF998R

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient in free air; BF998	note 1	460	K/W
		note 2	500	K/W
$R_{th\ j-a}$	thermal resistance from junction to ambient in free air; BF998R	note 1	500	K/W

Notes

- Device mounted on a ceramic substrate, 8 mm × 10 mm × 0.7 mm.
- Device mounted on a printed-circuit board.

STATIC CHARACTERISTICS

 $T_j = 25\text{ }^{\circ}\text{C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$; $I_{G1-SS} = \pm 10\text{ mA}$	6	20	V
$\pm V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$; $I_{G2-SS} = \pm 10\text{ mA}$	6	20	V
$-V_{(P)G1-S}$	gate 1-source cut-off voltage	$V_{G2-S} = 4\text{ V}$; $V_{DS} = 8\text{ V}$; $I_D = 20\text{ }\mu\text{A}$	–	2.0	V
$-V_{(P)G2-S}$	gate 2-source cut-off voltage	$V_{G1-S} = 0$; $V_{DS} = 8\text{ V}$; $I_D = 20\text{ }\mu\text{A}$	–	1.5	V
I_{DSS}	drain-source current	$V_{G2-S} = 4\text{ V}$; $V_{DS} = 8\text{ V}$; $V_{G1-S} = 0$; note 1	2	18	mA
$\pm I_{G1-SS}$	gate 1 cut-off current	$V_{G2-S} = V_{DS} = 0$; $V_{G1-S} = \pm 5\text{ V}$	–	50	nA
$\pm I_{G2-SS}$	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0$; $V_{G2-S} = \pm 5\text{ V}$	–	50	nA

Note

- Measured under pulse condition.


DYNAMIC CHARACTERISTICS

Common source; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $V_{DS} = 8\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 10\text{ mA}$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ y_{fs} $	forward transfer admittance	$f = 1\text{ kHz}$	21	24	–	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\text{ MHz}$	–	2.1	2.5	pF
C_{ig2-s}	input capacitance at gate 2	$f = 1\text{ MHz}$	–	1.2	–	pF
C_{os}	output capacitance	$f = 1\text{ MHz}$	–	1.05	–	pF
C_{rs}	reverse transfer capacitance	$f = 1\text{ MHz}$	–	25	–	fF
F	noise figure	$f = 200\text{ MHz}$; $G_S = 2\text{ mS}$; $B_S = B_{Sopt}$	–	0.6	–	dB
		$f = 800\text{ MHz}$; $G_S = 3.3\text{ mS}$; $B_S = B_{Sopt}$	–	1.0	–	dB


Silicon N-channel dual-gate MOS-FETs

BF998; BF998R




$V_{G2-S} = 4 \text{ V}$; $T_{\text{amb}} = 25^\circ\text{C}$.

Fig.5 Output characteristics; typical values.




$V_{DS} = 8 \text{ V}$; $T_{\text{amb}} = 25^\circ\text{C}$.

Fig.6 Transfer characteristics; typical values.



$V_{DS} = 8 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $T_{\text{amb}} = 25^\circ\text{C}$.

Fig.7 Drain current as a function of gate 1 voltage; typical values.




$V_{DS} = 8 \text{ V}$; $T_{\text{amb}} = 25^\circ\text{C}$.

Fig.8 Forward transfer admittance as a function of drain current; typical values.


Silicon N-channel dual-gate MOS-FETs

BF998; BF998R




$V_{DS} = 8$ V; $T_{amb} = 25$ °C.

Fig.9 Forward transfer admittance as a function of gate 1 voltage; typical values.




$V_{G2-S} = 4$ V; $f = 1$ MHz; $T_{amb} = 25$ °C.

Fig.10 Output capacitance as a function of drain-source voltage; typical values.



$V_{DS} = 8$ V; $V_{G2-S} = 4$ V; $f = 1$ MHz; $T_{amb} = 25$ °C.

Fig.11 Gate 1 input capacitance as a function of gate 1-source voltage; typical values.




$V_{DS} = 8$ V; $V_{G1-S} = 0$ V; $f = 1$ MHz; $T_{amb} = 25$ °C.

Fig.12 Gate 1 input capacitance as a function of gate 2-source voltage; typical values.


Silicon N-channel dual-gate MOS-FETs

BF998; BF998R




$V_{DS} = 8$ V; $V_{G2-S} = 4$ V; $I_D = 10$ mA; $T_{amb} = 25$ °C.

Fig.13 Input admittance as a function of the frequency; typical values.




$V_{DS} = 8$ V; $V_{G2-S} = 4$ V; $I_D = 10$ mA; $T_{amb} = 25$ °C.

Fig.14 Reverse transfer admittance and phase as a function of frequency; typical values.



$V_{DS} = 8$ V; $V_{G2-S} = 4$ V; $I_D = 10$ mA; $T_{amb} = 25$ °C.

Fig.15 Forward transfer admittance and phase as a function of frequency; typical values.




$V_{DS} = 8$ V; $V_{G2-S} = 4$ V; $I_D = 10$ mA; $T_{amb} = 25$ °C.

Fig.16 Output admittance as a function of the frequency; typical values.

Silicon N-channel dual-gate MOS-FETs

BF998; BF998R

 $V_{DD} = 12 \text{ V}; G_S = 2 \text{ mS}; G_L = 0.5 \text{ mS}.$

L1 = 45 nH; 4 turns 0.8 mm copper wire, internal diameter 4 mm.


L2 = 160 nH; 3 turns 0.8 mm copper wire, internal diameter 8 mm.

Tapped at approximately half a turn from the cold side, to adjust $G_L = 0.5 \text{ mS}$. C1 adjusted for $G_S = 2 \text{ mS}$.

Fig.17 Gain control test circuit at $f = 200$ MHz.

Silicon N-channel dual-gate MOS-FETs

BF998; BF998R



$V_{DD} = 12\text{ V}$; $G_S = 3.3\text{ mS}$; $G_L = 1\text{ mS}$.

$L1 = L4 = 200\text{ nH}$; 11 turns 0.5 mm copper wire, without spacing, internal diameter 3 mm.

$L2 = 2\text{ cm}$, silvered 0.8 mm copper wire, 4 mm above ground plane.

$L3 = 2\text{ cm}$, silvered 0.5 mm copper wire, 4 mm above ground plane.

Fig.18 Gain control test circuit at $f = 800\text{ MHz}$.

Silicon N-channel dual-gate MOS-FETs

BF998; BF998R


 $V_{DD} = 12$ V; $f = 200$ MHz; $T_{amb} = 25$ °C.

Fig.19 Automatic gain control characteristics measured in circuit of Fig.17.


 $V_{DD} = 12$ V; $f = 800$ MHz; $T_{amb} = 25$ °C.

Fig.20 Automatic gain control characteristics measured in circuit of Fig.18.

N-channel dual-gate MOS-FET

BF998WR

FEATURES

- High forward transfer admittance
- Short channel transistor with high forward transfer admittance to input capacitance ratio
- Low noise gain controlled amplifier up to 1 GHz.

APPLICATIONS

- VHF and UHF applications with 12 V supply voltage, such as television tuners and professional communications equipment.

DESCRIPTION


Depletion type field-effect transistor in a plastic microminiature SOT343R package with source and substrate interconnected. The transistor is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

CAUTION


The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

PINNING

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	g ₂	gate 2
4	g ₁	gate 1



Top view



MAM198

Marking code: MB.

Fig.1 Simplified outline (SOT343R) and symbol.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DS}	drain-source voltage		—	—	12	V
I _D	drain current		—	—	30	mA
P _{tot}	total power dissipation		—	—	300	mW
T _j	operating junction temperature		—	—	150	°C
y _{fs}	forward transfer admittance		—	24	—	mS
C _{ig1-s}	input capacitance at gate 1		—	2.1	—	pF
C _{rs}	reverse transfer capacitance	f = 1 MHz	—	25	—	fF
F	noise figure	f = 800 MHz	—	1	—	dB

N-channel dual-gate MOS-FET

BF998WR


LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	12	V
I_D	drain current		–	30	mA
I_{G1}	gate 1 current		–	± 10	mA
I_{G2}	gate 2 current		–	± 10	mA
P_{tot}	total power dissipation	up to $T_{amb} = 45\text{ }^{\circ}\text{C}$; see Fig.2; note 1	–	300	mW
T_{stg}	storage temperature		–65	+150	$^{\circ}\text{C}$
T_j	operating junction temperature		–	+150	$^{\circ}\text{C}$

Note

- 1. Device mounted on a printed-circuit board.



N-channel dual-gate MOS-FET

BF998WR

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient	note 1	350	K/W
$R_{th\ j-s}$	thermal resistance from junction to soldering point	note 2; $T_s = 90\ ^\circ\text{C}$	200	K/W

Notes

1. Device mounted on a printed-circuit board.
2. T_s is the temperature at the soldering point of the source lead.

STATIC CHARACTERISTICS

 $T_j = 25\ ^\circ\text{C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$; $I_{G1-S} = 10\ \text{mA}$	6	20	V
$V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$; $I_{G2-S} = 10\ \text{mA}$	6	20	V
$V_{(P)G1-S}$	gate 1-source cut-off voltage	$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 8\ \text{V}$; $I_D = 20\ \mu\text{A}$	—	-2.5	V
$V_{(P)G2-S}$	gate 2-source cut-off voltage	$V_{G1-S} = 0$; $V_{DS} = 8\ \text{V}$; $I_D = 20\ \mu\text{A}$	—	-2	V
I_{DSS}	drain-source current	$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 8\ \text{V}$; $V_{G1-S} = 0$	2	18	mA
I_{G1-SS}	gate 1 cut-off current	$V_{G2-S} = V_{DS} = 0$; $V_{G1-S} = 5\ \text{V}$	—	50	nA
I_{G2-SS}	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0$; $V_{G2-S} = 5\ \text{V}$	—	50	nA

DYNAMIC CHARACTERISTICS

Common source; $T_{amb} = 25\ ^\circ\text{C}$; $V_{G2-S} = 4\ \text{V}$; $I_D = 10\ \text{mA}$; $V_{DS} = 8\ \text{V}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ y_{fs} $	forward transfer admittance	pulsed; $T_j = 25\ ^\circ\text{C}$	22	25	—	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\ \text{MHz}$	—	2.1	2.5	pF
C_{ig2-s}	input capacitance at gate 2	$f = 1\ \text{MHz}$	—	1.2	—	pF
C_{os}	drain-source capacitance	$f = 1\ \text{MHz}$	—	1.05	—	pF
C_{rs}	reverse transfer capacitance	$f = 1\ \text{MHz}$	—	25	—	fF
F	noise figure	$f = 200\ \text{MHz}$; $G_S = 2\ \text{mS}$; $B_S = B_{Sopt}$	—	0.6	—	dB
		$f = 800\ \text{MHz}$; $G_S = 3.3\ \text{mS}$; $B_S = B_{Sopt}$	—	1	—	dB

N-channel dual-gate MOS-FET

BF998WR




Fig.3 Transfer characteristics; typical values.




Fig.4 Output characteristics; typical values.




Fig.5 Drain current as a function of gate 1 voltage; typical values.





Fig.6 Forward transfer admittance as a function of drain current; typical values.


N-channel dual-gate MOS-FET

BF998WR




$V_{DS} = 8$ V; $T_{amb} = 25$ °C.

Fig.7 Forward transfer admittance as a function of gate 1 voltage; typical values.




$V_{G2-S} = 4$ V; $f = 1$ MHz; $T_{amb} = 25$ °C.

Fig.8 Output capacitance as a function of drain-source voltage; typical values.



$V_{DS} = 8$ V; $V_{G2-S} = 4$ V; $f = 1$ MHz; $T_{amb} = 25$ °C.

Fig.9 Gate 1 input capacitance as a function of gate 1-source voltage; typical values.




$V_{DS} = 8$ V; $V_{G1-S} = 0$ V; $f = 1$ MHz; $T_{amb} = 25$ °C.

Fig.10 Gate 1 input capacitance as a function of gate 2-source voltage; typical values.


N-channel dual-gate MOS-FET

BF998WR




$V_{DS} = 8$ V; $V_{G2-S} = 4$ V.
 $I_D = 10$ mA; $T_{amb} = 25$ °C.

Fig. 11 Input admittance as a function of the frequency; typical values.




$V_{DS} = 8$ V; $V_{G2-S} = 4$ V.
 $I_D = 10$ mA; $T_{amb} = 25$ °C.

Fig. 12 Reverse transfer admittance and phase as a function of frequency; typical values.



$V_{DS} = 8$ V; $V_{G2-S} = 4$ V.
 $I_D = 10$ mA; $T_{amb} = 25$ °C.

Fig. 13 Forward transfer admittance and phase as a function of frequency; typical values.




$V_{DS} = 8$ V; $V_{G2-S} = 4$ V.
 $I_D = 10$ mA; $T_{amb} = 25$ °C.

Fig. 14 Output admittance as a function of the frequency; typical values.

N-channel dual-gate MOS-FET

BF998WR

 $V_{DD} = 12 \text{ V}; G_S = 2 \text{ mS}; G_L = 0.5 \text{ mS}.$

L1 = 45 nH; 4 turns 0.8 mm copper wire, internal diameter 4 mm.


L2 = 160 nH; 3 turns 0.8 mm copper wire, internal diameter 8 mm.

Tapped at approximately half a turn from the cold side, to adjust $G_L = 0.5$ mS. C1 adjusted for $G_S = 2$ mS.

Fig.15 Gain control testcircuit at $f = 200$ MHz.

N-channel dual-gate MOS-FET

BF998WR




$V_{DD} = 12\text{ V}$; $G_S = 3.3\text{ mS}$; $G_L = 1\text{ mS}$.

$L1 = L4 = 200\text{ nH}$; 11 turns 0.5 mm copper wire, without spacing, internal diameter 3 mm.

$L2 = 2\text{ cm}$, silvered 0.8 mm copper wire, 4 mm above ground plane.


$L3 = 2\text{ cm}$, silvered 0.5 mm copper wire, 4 mm above ground plane.

Fig.16 Gain control test circuit at $f = 800\text{ MHz}$.



$V_{DD} = 12\text{ V}$; $f = 200\text{ MHz}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.17 Automatic gain control characteristics measured in circuit of Fig.15.



$V_{DD} = 12\text{ V}$; $f = 800\text{ MHz}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.18 Automatic gain control characteristics measured in circuit of Fig.16.

Dual-gate MOS-FETs

BF1100; BF1100R

FEATURES

- Specially designed for use at 9 to 12 V supply voltage
- Short channel transistor with high forward transfer admittance to input capacitance ratio
- Low noise gain controlled amplifier up to 1 GHz
- Superior cross-modulation performance during AGC.

APPLICATIONS

- VHF and UHF applications such as television tuners and professional communications equipment.

DESCRIPTION

Enhancement type field-effect transistor in a plastic microminiature SOT143 or SOT143R package. The transistor consists of an amplifier MOS-FET with source



and substrate interconnected and an internal bias circuit to ensure good cross-modulation performance during AGC.

CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

PINNING

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	g_2	gate 2
4	g_1	gate 1



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{DS}	drain-source voltage		—	—	14	V
I_D	drain current		—	—	30	mA
P_{tot}	total power dissipation		—	—	200	mW
T_j	operating junction temperature		—	—	150	°C
$ y_{fs} $	forward transfer admittance		24	28	33	mS
C_{ig1-s}	input capacitance at gate 1		—	2.2	2.6	pF
C_{rs}	reverse transfer capacitance	$f = 1 \text{ MHz}$	—	25	35	fF
F	noise figure	$f = 800 \text{ MHz}$	—	2	—	dB

Dual-gate MOS-FETs

BF1100; BF1100R

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	14	V
I_D	drain current		–	30	mA
I_{G1}	gate 1 current		–	± 10	mA
I_{G2}	gate 2 current		–	± 10	mA
P_{tot}	total power dissipation	see Fig.3			
	BF1100	up to $T_{amb} = 50\text{ }^{\circ}\text{C}$; note 1	–	200	mW
	BF1100R	up to $T_{amb} = 40\text{ }^{\circ}\text{C}$; note 1	–	200	mW
T_{stg}	storage temperature		–65	+150	$^{\circ}\text{C}$
T_j	operating junction temperature		–	+150	$^{\circ}\text{C}$

Note

1. Device mounted on a printed-circuit board.




Fig.3 Power derating curves.




Fig.4 Forward transfer admittance as a function of junction temperature; typical values.

Dual-gate MOS-FETs

BF1100; BF1100R

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient	note 1		
	BF1100		500	K/W
	BF1100R		550	K/W
$R_{th\ j-s}$	thermal resistance from junction to soldering point	note 2		
	BF1100	$T_s = 92\ ^\circ\text{C}$	290	K/W
	BF1100R	$T_s = 78\ ^\circ\text{C}$	360	K/W

Notes

1. Device mounted on a printed-circuit board.
2. T_s is the temperature at the soldering point of the source lead.

STATIC CHARACTERISTICS

$T_j = 25\ ^\circ\text{C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$; $I_{G1-S} = 1\ \text{mA}$	13.2	20	V
$V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$; $I_{G2-S} = 1\ \text{mA}$	13.2	20	V
$V_{(F)S-G1}$	forward source-gate 1 voltage	$V_{G2-S} = V_{DS} = 0$; $I_{S-G1} = 10\ \text{mA}$	0.5	1.5	V
$V_{(F)S-G2}$	forward source-gate 2 voltage	$V_{G1-S} = V_{DS} = 0$; $I_{S-G2} = 10\ \text{mA}$	0.5	1.5	V
$V_{G1-S(th)}$	gate 1-source threshold voltage	$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 9\ \text{V}$; $I_D = 20\ \mu\text{A}$	0.3	1	V
		$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 12\ \text{V}$; $I_D = 20\ \mu\text{A}$	0.3	1	V
$V_{G2-S(th)}$	gate 2-source threshold voltage	$V_{G1-S} = 4\ \text{V}$; $V_{DS} = 9\ \text{V}$; $I_D = 20\ \mu\text{A}$	0.3	1.2	V
		$V_{G1-S} = 4\ \text{V}$; $V_{DS} = 12\ \text{V}$; $I_D = 20\ \mu\text{A}$	0.3	1.2	V
I_{DSX}	drain-source current	$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 9\ \text{V}$; $R_{G1} = 180\ \text{k}\Omega$; note 1	8	13	mA
		$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 12\ \text{V}$; $R_{G1} = 250\ \text{k}\Omega$; note 2	8	13	mA
I_{G1-SS}	gate 1 cut-off current	$V_{G2-S} = V_{DS} = 0$; $V_{G1-S} = 12\ \text{V}$	–	50	nA
I_{G2-SS}	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0$; $V_{G2-S} = 12\ \text{V}$	–	50	nA

Notes

1. R_{G1} connects gate 1 to $V_{GG} = 9\ \text{V}$; see Fig.27.
2. R_{G1} connects gate 1 to $V_{GG} = 12\ \text{V}$; see Fig.27.



Dual-gate MOS-FETs

BF1100; BF1100R

DYNAMIC CHARACTERISTICS

Common source; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $V_{G2-S} = 4\text{ V}$; $I_D = 10\text{ mA}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ y_{fs} $	forward transfer admittance	pulsed; $T_j = 25\text{ }^{\circ}\text{C}$ $V_{DS} = 9\text{ V}$	24	28	33	mS
		$V_{DS} = 12\text{ V}$	24	28	33	mS
C_{ig1-s}	input capacitance at gate 1	$f = 1\text{ MHz}$ $V_{DS} = 9\text{ V}$	—	2.2	2.6	pF
		$V_{DS} = 12\text{ V}$	—	2.2	2.6	pF
C_{ig2-s}	input capacitance at gate 2	$f = 1\text{ MHz}$ $V_{DS} = 9\text{ V}$	—	1.6	—	pF
		$V_{DS} = 12\text{ V}$	—	1.4	—	pF
C_{os}	drain-source capacitance	$f = 1\text{ MHz}$ $V_{DS} = 9\text{ V}$	—	1.4	1.8	pF
		$V_{DS} = 12\text{ V}$	—	1.1	1.5	pF
C_{rs}	reverse transfer capacitance	$f = 1\text{ MHz}$ $V_{DS} = 9\text{ V}$	—	25	35	fF
		$V_{DS} = 12\text{ V}$	—	25	35	fF
F	noise figure	$f = 800\text{ MHz}$; $G_S = G_{Sopt}$; $B_S = B_{Sopt}$ $V_{DS} = 9\text{ V}$	—	2	2.8	dB
		$V_{DS} = 12\text{ V}$	—	2	2.8	dB



Dual-gate MOS-FETs

BF1100; BF1100R




Fig.7 Output characteristics; typical values.




Fig.8 Transfer characteristics; typical values.




Fig.9 Gate 1 current as a function of gate 1 voltage; typical values.





Fig.10 Forward transfer admittance as a function of drain current; typical values.


Dual-gate MOS-FETs

BF1100; BF1100R




$V_{DS} = 9$ to 12 V.
 $V_{G2-S} = 4$ V.
 $T_J = 25$ °C.

Fig. 11 Drain current as a function of gate 1 current; typical values.




$V_{G2-S} = 4$ V.
 R_{G1} connected to V_{GG} .
 $T_J = 25$ °C.

Fig. 12 Drain current as a function of gate 1 supply voltage (= V_{GG}) and drain supply voltage; typical values; see Fig. 27.



$V_{DS} = 9$ V; $V_{G2-S} = 4$ V.
 $R_{G1} = 180$ kΩ (connected to V_{GG}); $T_J = 25$ °C.

Fig. 13 Drain current as a function of gate 1 voltage (= V_{GG}); typical values; see Fig. 27.




$V_{DS} = 12$ V; $V_{G2-S} = 4$ V.
 $R_{G1} = 250$ kΩ (connected to V_{GG}); $T_J = 25$ °C.

Fig. 14 Drain current as a function of gate 1 voltage (= V_{GG}); typical values; see Fig. 27.


Dual-gate MOS-FETs

BF1100; BF1100R




$V_{DS} = 9 V$.
 $R_{G1} = 180 k\Omega$ (connected to V_{GG}).
 $T_J = 25^\circ C$.

Fig. 15 Gate 1 current as a function of gate 2 voltage; typical values.




$V_{DS} = 12 V$.
 $R_{G1} = 250 k\Omega$ (connected to V_{GG}).
 $T_J = 25^\circ C$.

Fig. 16 Gate 1 current as a function of gate 2 voltage; typical values.



$V_{DS} = 9 V$.
 $R_{G1} = 180 k\Omega$ (connected to V_{GG}).
 $T_J = 25^\circ C$.

Fig. 17 Drain current as a function of the gate 2 voltage; typical values; see Fig. 27.




$V_{DS} = 12 V$.
 $R_{G1} = 250 k\Omega$ (connected to V_{GG}).
 $T_J = 25^\circ C$.

Fig. 18 Drain current as a function of the gate 2 voltage; typical values; see Fig. 27.


Dual-gate MOS-FETs

BF1100; BF1100R




$V_{DS} = 9\text{ V}$; $V_{G2} = 4\text{ V}$.
 $I_D = 10\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.19 Input admittance as a function of frequency; typical values.




$V_{DS} = 9\text{ V}$; $V_{G2} = 4\text{ V}$.
 $I_D = 10\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.20 Reverse transfer admittance and phase as a function of frequency; typical values.



$V_{DS} = 9\text{ V}$; $V_{G2} = 4\text{ V}$.
 $I_D = 10\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.21 Forward transfer admittance and phase as a function of frequency; typical values.




$V_{DS} = 9\text{ V}$; $V_{G2} = 4\text{ V}$.
 $I_D = 10\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.22 Output admittance as a function of frequency; typical values.


Dual-gate MOS-FETs

BF1100; BF1100R




$V_{DS} = 12\text{ V}$; $V_{G2} = 4\text{ V}$.
 $I_D = 10\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.23 Input admittance as a function of frequency; typical values.




$V_{DS} = 12\text{ V}$; $V_{G2} = 4\text{ V}$.
 $I_D = 10\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.24 Reverse transfer admittance and phase as a function of frequency; typical values.



$V_{DS} = 12\text{ V}$; $V_{G2} = 4\text{ V}$.
 $I_D = 10\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.25 Forward transfer admittance and phase as a function of frequency; typical values.




$V_{DS} = 12\text{ V}$; $V_{G2} = 4\text{ V}$.
 $I_D = 10\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.26 Output admittance as a function of frequency; typical values.

Dual-gate MOS-FETs

BF1100; BF1100R



For $V_{GG} = V_{DS} = 9$ V, $R_G = 180$ k Ω .

For $V_{GG} = V_{DS} = 12$ V, $R_G = 250$ k Ω .

Fig.27 Cross-modulation test set-up.

Dual-gate MOS-FETs

BF1100; BF1100R

Table 1 Scattering parameters: $V_{DS} = 9\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 10\text{ mA}$

f (MHz)	S ₁₁		S ₂₁		S ₁₂		S ₂₂	
	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
50	0.986	-3.6	2.528	174.4	0.001	63.7	1.000	-2.0
100	0.983	-7.4	2.531	169.8	0.001	80.7	1.000	-4.2
200	0.974	-14.7	2.490	159.5	0.002	81.0	0.996	-8.1
300	0.960	-21.8	2.446	149.8	0.002	80.3	0.994	-11.9
400	0.953	-28.7	2.412	139.8	0.003	76.3	0.992	-15.7
500	0.933	-35.4	2.341	130.1	0.003	76.5	0.987	-19.4
600	0.915	-42.0	2.283	120.4	0.004	79.0	0.984	-23.0
700	0.895	-47.9	2.205	111.6	0.003	81.5	0.981	-26.7
800	0.880	-53.5	2.146	102.9	0.003	90.8	0.978	-30.3
900	0.864	-59.6	2.087	93.4	0.003	106.6	0.974	-33.9
1000	0.839	-65.0	1.998	84.4	0.003	135.4	0.971	-37.6

Table 2 Noise data: $V_{DS} = 9\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 10\text{ mA}$

f (MHz)	F _{min} (dB)	Γ _{opt}		r _n
		(ratio)	(deg)	
800	2.00	0.67	43.9	0.89

Table 3 Scattering parameters: $V_{DS} = 12\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 10\text{ mA}$

f (MHz)	S ₁₁		S ₂₁		S ₁₂		S ₂₂	
	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
50	0.986	-3.7	2.478	174.7	0.001	72.2	1.000	-1.6
100	0.984	-7.4	2.480	170.3	0.001	80.9	1.000	-3.5
200	0.974	-14.6	2.440	160.6	0.002	82.7	0.997	-6.6
300	0.960	-21.8	2.400	151.4	0.002	79.9	0.996	-9.7
400	0.953	-28.7	2.371	141.9	0.003	77.7	0.994	-12.8
500	0.933	-35.3	2.306	132.7	0.003	77.1	0.991	-15.8
600	0.915	-41.9	2.255	123.6	0.004	77.1	0.989	-18.7
700	0.894	-47.8	2.183	115.3	0.004	79.3	0.986	-21.7
800	0.879	-53.5	2.131	107.2	0.003	83.9	0.984	-24.6
900	0.863	-59.5	2.080	98.2	0.003	95.1	0.982	-27.5
1000	0.838	-65.0	1.999	89.7	0.003	115.8	0.980	-30.4

Table 4 Noise data: $V_{DS} = 12\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 10\text{ mA}$

f (MHz)	F _{min} (dB)	Γ _{opt}		r _n
		(ratio)	(deg)	
800	2.00	0.66	43.3	0.97

Dual-gate MOS-FET

BF1100WR

FEATURES

- Specially designed for use at 9 to 12 V supply voltage
- Short channel transistor with high forward transfer admittance to input capacitance ratio
- Low noise gain controlled amplifier up to 1 GHz
- Superior cross-modulation performance during AGC.

APPLICATIONS

- VHF and UHF applications such as television tuners and professional communications equipment.

DESCRIPTION


Enhancement type field-effect transistor in a plastic microminiature SOT343R package. The transistor consists of an amplifier MOS-FET with source and substrate interconnected and an internal bias circuit to ensure good cross-modulation performance during AGC.

CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

PINNING

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	g ₂	gate 2
4	g ₁	gate 1



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{DS}	drain-source voltage		—	—	14	V
I_D	drain current		—	—	30	mA
P_{tot}	total power dissipation		—	—	280	mW
T_j	operating junction temperature		—	—	150	°C
$ y_{fs} $	forward transfer admittance		24	28	33	mS
C_{ig1-s}	input capacitance at gate 1		—	2.2	2.6	pF
C_{rs}	reverse transfer capacitance	$f = 1 \text{ MHz}$	—	25	35	fF
F	noise figure	$f = 800 \text{ MHz}$	—	2	—	dB

Dual-gate MOS-FET

BF1100WR



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	14	V
I_D	drain current		–	30	mA
I_{G1}	gate 1 current		–	± 10	mA
I_{G2}	gate 2 current		–	± 10	mA
P_{tot}	total power dissipation	see Fig.2; up to $T_{amb} = 50\text{ }^{\circ}\text{C}$; note 1	–	280	mW
T_{stg}	storage temperature		–65	+150	$^{\circ}\text{C}$
T_j	operating junction temperature		–	+150	$^{\circ}\text{C}$

Note

1. Device mounted on a printed-circuit board.



Dual-gate MOS-FET

BF1100WR

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient	note 1	350	K/W
$R_{th\ j-s}$	thermal resistance from junction to soldering point	$T_s = 91\ ^\circ\text{C}$; note 2	210	K/W

Notes

1. Device mounted on a printed-circuit board.
2. T_s is the temperature at the soldering point of the source lead.

STATIC CHARACTERISTICS

 $T_j = 25\ ^\circ\text{C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$; $I_{G1-S} = 1\ \text{mA}$	13.2	20	V
$V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$; $I_{G2-S} = 1\ \text{mA}$	13.2	20	V
$V_{(F)S-G1}$	forward source-gate 1 voltage	$V_{G2-S} = V_{DS} = 0$; $I_{S-G1} = 10\ \text{mA}$	0.5	1.5	V
$V_{(F)S-G2}$	forward source-gate 2 voltage	$V_{G1-S} = V_{DS} = 0$; $I_{S-G2} = 10\ \text{mA}$	0.5	1.5	V
$V_{G1-S(th)}$	gate 1-source threshold voltage	$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 9\ \text{V}$; $I_D = 20\ \mu\text{A}$	0.3	1	V
		$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 12\ \text{V}$; $I_D = 20\ \mu\text{A}$	0.3	1	V
$V_{G2-S(th)}$	gate 2-source threshold voltage	$V_{G1-S} = 4\ \text{V}$; $V_{DS} = 9\ \text{V}$; $I_D = 20\ \mu\text{A}$	0.3	1.2	V
		$V_{G1-S} = 4\ \text{V}$; $V_{DS} = 12\ \text{V}$; $I_D = 20\ \mu\text{A}$	0.3	1.2	V
I_{DSX}	drain-source current	$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 9\ \text{V}$; $R_{G1} = 180\ \text{k}\Omega$; note 1	8	13	mA
		$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 12\ \text{V}$; $R_{G1} = 250\ \text{k}\Omega$; note 2	8	13	mA
I_{G1-SS}	gate 1 cut-off current	$V_{G2-S} = V_{DS} = 0$; $V_{G1-S} = 12\ \text{V}$	—	50	nA
I_{G2-SS}	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0$; $V_{G2-S} = 12\ \text{V}$	—	50	nA

Notes

1. R_{G1} connects gate 1 to $V_{GG} = 9\ \text{V}$; see Fig.26.
2. R_{G1} connects gate 1 to $V_{GG} = 12\ \text{V}$; see Fig.26.



Dual-gate MOS-FET

BF1100WR

DYNAMIC CHARACTERISTICS


Common source; $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$; $V_{\text{G2-S}} = 4\text{ V}$; $I_{\text{D}} = 10\text{ mA}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ y_{\text{fs}} $	forward transfer admittance	pulsed; $T_{\text{j}} = 25\text{ }^{\circ}\text{C}$ $V_{\text{DS}} = 9\text{ V}$ $V_{\text{DS}} = 12\text{ V}$	24 24	28 28	33 33	mS mS
$C_{\text{ig1-s}}$	input capacitance at gate 1	$f = 1\text{ MHz}$ $V_{\text{DS}} = 9\text{ V}$ $V_{\text{DS}} = 12\text{ V}$	— —	2.2 2.2	2.6 2.6	pF pF
$C_{\text{ig2-s}}$	input capacitance at gate 2	$f = 1\text{ MHz}$ $V_{\text{DS}} = 9\text{ V}$ $V_{\text{DS}} = 12\text{ V}$	— —	1.6 1.4	— —	pF pF
C_{os}	drain-source capacitance	$f = 1\text{ MHz}$ $V_{\text{DS}} = 9\text{ V}$ $V_{\text{DS}} = 12\text{ V}$	— —	1.4 1.1	1.8 1.5	pF pF
C_{rs}	reverse transfer capacitance	$f = 1\text{ MHz}$ $V_{\text{DS}} = 9\text{ V}$ $V_{\text{DS}} = 12\text{ V}$	— —	25 25	35 35	fF fF
F	noise figure	$f = 800\text{ MHz}$; $G_{\text{S}} = G_{\text{Sopt}}$; $B_{\text{S}} = B_{\text{Sopt}}$ $V_{\text{DS}} = 9\text{ V}$ $V_{\text{DS}} = 12\text{ V}$	— —	2 2	2.8 2.8	dB dB




Dual-gate MOS-FET

BF1100WR




$V_{G2-S} = 4$ V.
 $T_j = 25$ °C.

Fig.6 Output characteristics; typical values.




$V_{DS} = 9$ to 12 V.
 $T_j = 25$ °C.

Fig.7 Transfer characteristics; typical values.



$V_{DS} = 9$ to 12 V.
 $T_j = 25$ °C.

Fig.8 Gate 1 current as a function of gate 1 voltage; typical values.




$V_{DS} = 9$ to 12 V.
 $T_j = 25$ °C.

Fig.9 Forward transfer admittance as a function of drain current; typical values.


Dual-gate MOS-FET

BF1100WR




$V_{DS} = 9$ to 12 V.
 $V_{G2-S} = 4$ V.
 $T_j = 25$ °C.

Fig.10 Drain current as a function of gate 1 current; typical values.




$V_{G2-S} = 4$ V.
 R_{G1} connected to V_{GG} .
 $T_j = 25$ °C.

Fig.11 Drain current as a function of gate 1 supply voltage ($= V_{GG}$) and drain supply voltage; typical values; see Fig.26.



$V_{DS} = 9$ V; $V_{G2-S} = 4$ V.
 $R_{G1} = 180$ kΩ (connected to V_{GG}); $T_j = 25$ °C.

Fig.12 Drain current as a function of gate 1 voltage ($= V_{GG}$); typical values; see Fig.26.




$V_{DS} = 12$ V; $V_{G2-S} = 4$ V.
 $R_{G1} = 250$ kΩ (connected to V_{GG}); $T_j = 25$ °C.

Fig.13 Drain current as a function of gate 1 voltage ($= V_{GG}$); typical values; see Fig.26.


Dual-gate MOS-FET

BF1100WR




$V_{DS} = 9 V$.
 $R_{G1} = 180 k\Omega$ (connected to V_{GG}); $T_J = 25^\circ C$.

Fig. 14 Gate 1 current as a function of gate 2 voltage; typical values.




$V_{DS} = 12 V$.
 $R_{G1} = 250 k\Omega$ (connected to V_{GG}); $T_J = 25^\circ C$.

Fig. 15 Gate 1 current as a function of gate 2 voltage; typical values.



$V_{DS} = 9 V$.
 $R_{G1} = 180 k\Omega$ (connected to V_{GG}); $T_J = 25^\circ C$.

Fig. 16 Drain current as a function of the gate 2 voltage; typical values; see Fig. 26.




$V_{DS} = 12 V$.
 $R_{G1} = 250 k\Omega$ (connected to V_{GG}); $T_J = 25^\circ C$.

Fig. 17 Drain current as a function of the gate 2 voltage; typical values; see Fig. 26.


Dual-gate MOS-FET

BF1100WR




$V_{DS} = 9\text{ V}$; $V_{G2} = 4\text{ V}$.
 $I_D = 10\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.18 Input admittance as a function of frequency; typical values.




$V_{DS} = 9\text{ V}$; $V_{G2} = 4\text{ V}$.
 $I_D = 10\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.19 Reverse transfer admittance and phase as a function of frequency; typical values.



$V_{DS} = 9\text{ V}$; $V_{G2} = 4\text{ V}$.
 $I_D = 10\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.20 Forward transfer admittance and phase as a function of frequency; typical values.




$V_{DS} = 9\text{ V}$; $V_{G2} = 4\text{ V}$.
 $I_D = 10\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.21 Output admittance as a function of frequency; typical values.


Dual-gate MOS-FET

BF1100WR




$V_{DS} = 12$ V; $V_{G2} = 4$ V.
 $I_D = 10$ mA; $T_{amb} = 25$ °C.

Fig.22 Input admittance as a function of frequency; typical values.




$V_{DS} = 12$ V; $V_{G2} = 4$ V.
 $I_D = 10$ mA; $T_{amb} = 25$ °C.

Fig.23 Reverse transfer admittance and phase as a function of frequency; typical values.



$V_{DS} = 12$ V; $V_{G2} = 4$ V.
 $I_D = 10$ mA; $T_{amb} = 25$ °C.

Fig.24 Forward transfer admittance and phase as a function of frequency; typical values.




$V_{DS} = 12$ V; $V_{G2} = 4$ V.
 $I_D = 10$ mA; $T_{amb} = 25$ °C.

Fig.25 Output admittance as a function of frequency; typical values.

Dual-gate MOS-FET

BF1100WR



For $V_{GG} = V_{DS} = 9$ V, $R_G = 180$ k Ω .

For $V_{GG} = V_{DS} = 12$ V, $R_G = 250$ k Ω .

Fig.26 Cross-modulation test circuit.

Dual-gate MOS-FET

BF1100WR

Table 1 Scattering parameters: $V_{DS} = 9\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 10\text{ mA}$

f (MHz)	S ₁₁		S ₂₁		S ₁₂		S ₂₂	
	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
50	0.985	-3.9	2.618	175.1	0.001	137.9	1.000	-1.9
100	0.981	-7.3	2.602	170.5	0.001	80.4	0.999	-4.0
200	0.975	-14.4	2.577	160.7	0.002	74.0	0.995	-7.6
300	0.965	-21.6	2.555	151.6	0.002	79.3	0.994	-11.3
400	0.947	-28.3	2.513	141.8	0.003	80.5	0.992	-15.0
500	0.927	-34.9	2.449	133.4	0.003	82.8	0.988	-18.5
600	0.913	-41.7	2.339	124.6	0.003	78.9	0.984	-22.0
700	0.890	-47.9	2.361	115.4	0.003	80.6	0.982	-25.3
800	0.869	-54.0	2.302	106.4	0.003	93.9	0.979	-28.8
900	0.845	-59.7	2.228	97.6	0.003	104.8	0.976	-32.1
1000	0.823	-65.4	2.167	89.6	0.003	129.3	0.974	-35.5

Table 2 Noise data: $V_{DS} = 9\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 10\text{ mA}$

f (MHz)	F _{min} (dB)	Γ_{opt}		r _n
		(ratio)	(deg)	
800	2.00	0.67	43.9	0.89

Table 3 Scattering parameters: $V_{DS} = 12\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 10\text{ mA}$

f (MHz)	S ₁₁		S ₂₁		S ₁₂		S ₂₂	
	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
50	0.985	-3.7	2.576	175.3	0.000	125.0	1.000	-1.6
100	0.980	-7.4	2.563	170.9	0.001	111.2	1.000	-3.3
200	0.973	-14.6	2.541	161.6	0.002	83.0	0.997	-6.4
300	0.962	-21.5	2.519	152.9	0.002	85.2	0.996	-9.3
400	0.946	-28.5	2.479	143.5	0.003	79.4	0.995	-12.4
500	0.929	-35.0	2.419	135.5	0.003	78.2	0.991	-15.3
600	0.912	-41.6	2.373	127.2	0.003	80.0	0.989	-18.1
700	0.895	-47.8	2.336	118.7	0.003	83.4	0.987	-20.9
800	0.868	-53.8	2.284	110.0	0.003	91.3	0.985	-23.7
900	0.845	-59.8	2.213	101.6	0.003	95.9	0.983	-26.5
1000	0.823	-65.7	2.160	94.1	0.003	112.2	0.981	-29.3

Table 4 Noise data: $V_{DS} = 12\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 10\text{ mA}$

f (MHz)	F _{min} (dB)	Γ_{opt}		r _n
		(ratio)	(deg)	
800	2.00	0.66	43.3	0.97

N-channel dual-gate MOS-FETs

BF1101; BF1101R; BF1101WR

FEATURES

- Short channel transistor with high forward transfer admittance to input capacitance ratio
- Low noise gain controlled amplifier up to 1 GHz
- Partly internal self-biasing circuit to ensure good cross-modulation performance during AGC and good DC stabilization.

APPLICATIONS


- VHF and UHF applications with 3 to 7 V supply voltage, such as television tuners and professional communications equipment.

DESCRIPTION

Enhancement type N-channel field-effect transistor with source and substrate interconnected. Integrated diodes between gates and source protect against excessive input voltage surges. The BF1101, BF1101R and BF1101WR are encapsulated in the SOT143B, SOT143R and SOT343R plastic packages respectively.


PINNING

PIN	DESCRIPTION
1	source
2	drain
3	gate 2
4	gate 1




BF1101R marking code: NCp.

Fig.2 Simplified outline (SOT143R).



BF1101 marking code: NDP.

Fig.1 Simplified outline (SOT143B).



BF1101WR marking code: NC.

Fig.3 Simplified outline (SOT343R).

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{DS}	drain-source voltage		—	—	7	V
I_D	drain current		—	—	30	mA
P_{tot}	total power dissipation		—	—	200	mW
$ y_{fs} $	forward transfer admittance		25	30	—	mS
C_{ig1-ss}	input capacitance at gate 1		—	2.2	2.7	pF
C_{rss}	reverse transfer capacitance	$f = 1 \text{ MHz}$	—	25	35	fF
F	noise figure	$f = 800 \text{ MHz}$	—	1.7	2.5	dB
X_{mod}	cross-modulation	input level for $k = 1\%$ at 40 dB AGC	100	—	—	dB μ V
T_j	operating junction temperature		—	—	150	$^{\circ}\text{C}$

CAUTION

This product is supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport and handling. For further information, refer to Philips specs.: SNW-EQ-608, SNW-FQ-302A and SNW-FQ-302B.

N-channel dual-gate MOS-FETs

BF1101; BF1101R; BF1101WR

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	7	V
I_D	drain current		–	30	mA
I_{G1}	gate 1 current		–	± 10	mA
I_{G2}	gate 2 current		–	± 10	mA
P_{tot}	total power dissipation	$T_s \leq 110\text{ }^{\circ}\text{C}$; note 1	–	200	mW
T_{stg}	storage temperature		–65	+150	$^{\circ}\text{C}$
T_j	operating junction temperature		–	+150	$^{\circ}\text{C}$

Note

1. T_s is the temperature of the soldering point of the source lead.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point	200	K/W



N-channel dual-gate MOS-FETs

BF1101; BF1101R; BF1101WR

STATIC CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{G1-S} = V_{G2-S} = 0$; $I_D = 10\text{ }\mu\text{A}$	7	–	V
$V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$; $I_{G1-S} = 10\text{ mA}$	7	16	V
$V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$; $I_{G2-S} = 10\text{ mA}$	7	16	V
$V_{(F)S-G1}$	forward source-gate 1 voltage	$V_{G2-S} = V_{DS} = 0$; $I_{S-G1} = 10\text{ mA}$	0.5	1.5	V
$V_{(F)S-G2}$	forward source-gate 2 voltage	$V_{G1-S} = V_{DS} = 0$; $I_{S-G2} = 10\text{ mA}$	0.5	1.5	V
$V_{G1-S(th)}$	gate 1-source threshold voltage	$V_{G2-S} = 4\text{ V}$; $V_{DS} = 5\text{ V}$; $I_D = 100\text{ }\mu\text{A}$	0.3	1.0	V
$V_{G2-S(th)}$	gate 2-source threshold voltage	$V_{G1-S} = 5\text{ V}$; $V_{DS} = 5\text{ V}$; $I_D = 100\text{ }\mu\text{A}$	0.3	1.2	V
I_{DSX}	drain-source current	$V_{G2-S} = 4\text{ V}$; $V_{DS} = 5\text{ V}$; $R_{G1} = 120\text{ k}\Omega$; note 1	8	16	mA
I_{G1-SS}	gate 1 cut-off current	$V_{G2-S} = V_{DS} = 0$; $V_{G1-S} = 5\text{ V}$	–	50	nA
I_{G2-SS}	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0$; $V_{G2-S} = 4\text{ V}$	–	20	nA

Note

1. R_{G1} connects G_1 to $V_{GG} = 5\text{ V}$; see Fig.21.

DYNAMIC CHARACTERISTICS

Common source; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $V_{G2-S} = 4\text{ V}$; $V_{DS} = 5\text{ V}$; $I_D = 12\text{ mA}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ y_{fs} $	forward transfer admittance	pulsed; $T_j = 25\text{ }^{\circ}\text{C}$	25	30	40	mS
C_{ig1-ss}	input capacitance at gate 1	$f = 1\text{ MHz}$	–	2.2	2.7	pF
C_{ig2-ss}	input capacitance at gate 2	$f = 1\text{ MHz}$	–	1.6	–	pF
C_{oss}	output capacitance	$f = 1\text{ MHz}$	–	1.2	–	pF
C_{rss}	reverse transfer capacitance	$f = 1\text{ MHz}$	–	25	35	fF
F	noise figure	$f = 800\text{ MHz}$; $Y_S = Y_{S_{opt}}$	–	1.7	2.5	dB
X_{mod}	cross-modulation	input level for $k = 1\%$ at 0 dB AGC; $f_w = 50\text{ MHz}$; $f_{unw} = 60\text{ MHz}$; note 1	85	–	–	dB μV
		input level for $k = 1\%$ at 40 dB AGC; $f_w = 50\text{ MHz}$; $f_{unw} = 60\text{ MHz}$; note 1	100	–	–	dB μV

Note

1. Measured in test circuit of Fig.21.

N-channel dual-gate MOS-FETs

BF1101; BF1101R; BF1101WR




Fig.5 Transfer characteristics; typical values.




Fig.6 Output characteristics; typical values.




Fig.7 Gate 1 current as a function of gate 1 voltage; typical values.





Fig.8 Forward transfer admittance as a function of drain current; typical values.


N-channel dual-gate MOS-FETs

BF1101; BF1101R; BF1101WR




$V_{DS} = 5 \text{ V}$.
 $V_{G2-S} = 4 \text{ V}$.
 $T_j = 25^\circ\text{C}$.

Fig.9 Drain current as a function of gate 1 current; typical values.




$V_{DS} = 5 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $T_j = 25^\circ\text{C}$.
 $R_{G1} = 120 \text{ k}\Omega$ (connected to V_{GG}); see Fig.21.

Fig.10 Drain current as a function of gate 1 supply voltage ($= V_{GG}$); typical values.



$V_{G2-S} = 4 \text{ V}$; $T_j = 25^\circ\text{C}$.
 R_{G1} connected to V_{GG} ; see Fig.21.

Fig.11 Drain current as a function of gate 1 ($= V_{GG}$) and drain supply voltage; typical values.




$V_{DS} = 5 \text{ V}$; $T_j = 25^\circ\text{C}$.
 $R_{G1} = 120 \text{ k}\Omega$ (connected to V_{GG}); see Fig.21.

Fig.12 Drain current as a function of gate 2 voltage; typical values.


N-channel dual-gate MOS-FETs

BF1101; BF1101R; BF1101WR




$V_{DS} = 5 \text{ V}$; $T_j = 25^\circ\text{C}$.
 $R_{G1} = 120 \text{ k}\Omega$ (connected to V_{GG}); see Fig.21.

Fig.13 Gate 1 current as a function of gate 2 voltage; typical values.




$V_{DS} = 5 \text{ V}$; $V_{GG} = 5 \text{ V}$; $f = 50 \text{ MHz}$; $T_{amb} = 25^\circ\text{C}$.
 (1) $R_{G1} = 68 \text{ k}\Omega$. (2) $R_{G1} = 120 \text{ k}\Omega$. (3) $R_{G1} = 180 \text{ k}\Omega$.

Fig.14 Typical gain reduction as a function of the AGC voltage; see Fig.21.



$V_{DS} = 5 \text{ V}$; $V_{GG} = 5 \text{ V}$; $f = 50 \text{ MHz}$; $f_{unw} = 60 \text{ MHz}$; $T_{amb} = 25^\circ\text{C}$.
 (1) $R_{G1} = 68 \text{ k}\Omega$. (2) $R_{G1} = 120 \text{ k}\Omega$. (3) $R_{G1} = 180 \text{ k}\Omega$.

Fig.15 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values; see Fig.21.




$V_{DS} = 5 \text{ V}$; $V_{GG} = 5 \text{ V}$; $f = 50 \text{ MHz}$; $T_{amb} = 25^\circ\text{C}$.
 (1) $R_{G1} = 68 \text{ k}\Omega$. (2) $R_{G1} = 120 \text{ k}\Omega$. (3) $R_{G1} = 180 \text{ k}\Omega$.

Fig.16 Drain current as a function of gain reduction; typical values; see Fig.21.


N-channel dual-gate MOS-FETs

BF1101; BF1101R; BF1101WR




$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 12$ mA; $T_{amb} = 25$ °C.

Fig. 17 Input admittance as a function of frequency; typical values.




$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 12$ mA; $T_{amb} = 25$ °C.

Fig. 18 Reverse transfer admittance and phase as a function of frequency; typical values.



$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 12$ mA; $T_{amb} = 25$ °C.

Fig. 19 Forward transfer admittance and phase as a function of frequency; typical values.



$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 12$ mA; $T_{amb} = 25$ °C.

Fig. 20 Output admittance as a function of frequency; typical values.

N-channel dual-gate MOS-FETs

BF1101; BF1101R; BF1101WR




Fig.21 Cross-modulation test set-up.

Table 1 Scattering parameters: $V_{DS} = 5 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $I_D = 12 \text{ mA}$; $T_{amb} = 25 \text{ }^{\circ}\text{C}$

f (MHz)	S ₁₁		S ₂₁		S ₁₂		S ₂₂	
	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
50	0.987	-4.1	2.922	175.0	0.001	87.6	0.990	-2.2
100	0.985	-8.1	2.908	170.3	0.001	86.1	0.989	-4.3
200	0.976	-16.1	2.875	160.8	0.003	83.3	0.985	-8.5
300	0.963	-23.9	2.820	157.6	0.004	80.4	0.982	-12.6
400	0.949	-31.6	2.762	142.6	0.005	78.2	0.977	-16.8
500	0.933	-38.8	2.665	134.1	0.005	77.8	0.972	-20.8
600	0.916	-45.7	2.591	125.7	0.005	78.9	0.967	-24.7
700	0.897	-52.2	2.498	117.7	0.006	81.8	0.961	-28.5
800	0.877	-58.4	2.410	109.6	0.005	89.1	0.957	-32.2
900	0.856	-64.5	2.318	101.6	0.006	97.1	0.950	-35.8
1000	0.832	-70.3	2.214	94.2	0.006	110.4	0.946	-39.6

Table 2 Noise data: $V_{DS} = 5 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $I_D = 12 \text{ mA}$; $T_{amb} = 25 \text{ }^{\circ}\text{C}$

f (MHz)	F _{min} (dB)	Γ _{opt}		R _n (Ω)
		(ratio)	(deg)	
800	1.5	0.715	58.3	37.85

Dual N-channel dual gate MOS-FET

BF1102

FEATURES

- Two low noise gain controlled amplifiers in a single package
- Specially designed for 5 V applications
- Superior cross-modulation performance during AGC
- High forward transfer admittance
- High forward transfer admittance to input capacitance ratio.

APPLICATIONS

- Gain controlled low noise amplifier for VHF and UHF applications such as television tuners and professional communications equipment.

DESCRIPTION

The BF1102 is a combination of two equal dual gate MOS-FETs with shared source and gate 2 leads. The source and substrate are interconnected. An internal bias circuit enables DC stabilization and a very good cross-modulation performance at 5 V supply voltage. Integrated diodes between the gates and source protect against excessive input voltage surges. The transistor has a SOT363 micro-miniature plastic package.

PINNING - SOT363

PIN	DESCRIPTION
1	gate 1 (1)
2	gate 2 (1,2)
3	drain (1)
4	drain (2)
5	source (1,2)
6	gate 1 (2)




Fig.1 Simplified outline and symbol.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Per MOS-FET unless otherwise specified						
V_{DS}	drain-source voltage		—	—	7	V
I_D	drain current (DC)		—	—	40	mA
P_{tot}	total power dissipation	$T_s \leq 102\text{ }^{\circ}\text{C}$; note 1	—	—	200	mW
$ y_{fs} $	forward transfer admittance	$I_D = 15\text{ mA}$	—	43	—	mS
C_{ig1-s}	input capacitance at gate 1	$I_D = 15\text{ mA}$	—	2.8	—	pF
C_{rss}	reverse transfer capacitance	$f = 1\text{ MHz}$	—	30	—	fF
F	noise figure	$f = 800\text{ MHz}$	—	—	2.8	dB
X_{mod}	cross-modulation	input level for $k = 1\%$ at 40 dB AGC	100	—	—	dB μ V
T_j	operating junction temperature		—	—	150	$^{\circ}\text{C}$

Note

1. T_s is the temperature at the soldering point of the source lead.

CAUTION

This product is supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport and handling. For further information, refer to Philips specs.: SNW-EQ-608, SNW-FQ-302A and SNW-FQ-302B.

Dual N-channel dual gate MOS-FET

BF1102


LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Per MOS-FET unless otherwise specified					
V_{DS}	drain-source voltage		–	7	V
I_D	drain current (DC)		–	40	mA
I_{G1}	gate 1 current		–	± 10	mA
I_{G2}	gate 2 current		–	± 10	mA
P_{tot}	total power dissipation	$T_s \leq 102\text{ }^{\circ}\text{C}$	–	200	mW
T_{stg}	storage temperature		–65	+150	$^{\circ}\text{C}$
T_j	operating junction temperature		–	+150	$^{\circ}\text{C}$

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point	240	K/W



Dual N-channel dual gate MOS-FET

BF1102

STATIC CHARACTERISTICS

 $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Per MOS-FET unless otherwise specified					
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{G1-S} = V_{G2-S} = 0$; $I_D = 10\text{ }\mu\text{A}$	7	—	V
$V_{(BR)G1-SS}$	gate-source breakdown voltage	$V_{GS} = V_{DS} = 0$; $I_{G1-S} = 10\text{ mA}$	6	15	V
$V_{(BR)G2-SS}$	gate-source breakdown voltage	$V_{GS} = V_{DS} = 0$; $I_{G2-S} = 5\text{ mA}$	6	15	V
$V_{(F)S-G1}$	forward source-gate voltage	$V_{G2-S} = V_{DS} = 0$; $I_{S-G1} = -10\text{ mA}$	0.5	1.5	V
$V_{(F)S-G2}$	forward source-gate voltage	$V_{G1-S} = V_{DS} = 0$; $I_{S-G2} = -10\text{ mA}$	0.5	1.5	V
$V_{G1-S(th)}$	gate-source threshold voltage	$V_{DS} = 5\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 20\text{ }\mu\text{A}$	0.3	1	V
$V_{G2-S(th)}$	gate-source threshold voltage	$V_{DS} = 5\text{ V}$; $V_{G1-S} = 4\text{ V}$; $I_D = 20\text{ }\mu\text{A}$	0.3	1.2	V
I_{DSX}	drain-source current	$V_{G2-S} = 4\text{ V}$; $V_{DS} = 5\text{ V}$; $R_G = 120\text{ k}\Omega$; note 1	12	20	mA
I_{G1-S}	gate cut-off current	$V_{G1-S} = 5\text{ V}$; $V_{G2-S} = V_{DS} = 0$	—	50	nA
I_{G2-S}	gate cut-off current	$V_{G2-S} = 5\text{ V}$; $V_{G1-S} = V_{DS} = 0$	—	20	nA

Notes

1. R_{G1} connects gate 1 to $V_{GG} = 5\text{ V}$.

DYNAMIC CHARACTERISTICS

Common source; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $V_{G2-S} = 4\text{ V}$; $V_{DS} = 5\text{ V}$; $I_D = 15\text{ mA}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Per MOS-FET unless otherwise specified (note 1)						
$ y_{fs} $	forward transfer admittance	$T_j = 25\text{ }^{\circ}\text{C}$	36	43	50	mS
C_{ig1-ss}	input capacitance at gate 1	$f = 1\text{ MHz}$	2	2.8	3.6	pF
C_{ig2-ss}	input capacitance at gate 2	$f = 1\text{ MHz}$	—	—	7	pF
C_{oss}	output capacitance	$f = 1\text{ MHz}$	—	1.6	2.5	pF
C_{rss}	reverse transfer capacitance	$f = 1\text{ MHz}$	—	30	50	fF
F	noise figure	$f = 800\text{ MHz}$; $Y_S = Y_{S\text{ opt}}$	—	2	2.8	dB
X_{mod}	cross-modulation	input level for $k = 1\%$ at 0 dB AGC; $f_w = 50\text{ MHz}$; $f_{unw} = 60\text{ MHz}$; (note 2)	85	—	—	dB μ V
		input level for $k = 1\%$ at 40 dB AGC; $f_w = 50\text{ MHz}$; $f_{unw} = 60\text{ MHz}$; (note 2)	100	—	—	dB μ V


Notes

1. Not used MOS-FET: $V_{G1-S} = 0$; $V_{DS} = 0$.
2. Measured in test circuit of Fig.17.

Dual N-channel dual gate MOS-FET


BF1102

ALL GRAPHS FOR ONE MOS-FET




$V_{DS} = 5$ V.
 $T_J = 25$ °C.

Fig.3 Transfer characteristics; typical values.




$V_{G2-S} = 4$ V.
 $T_J = 25$ °C.

Fig.4 Output characteristics; typical values.



$V_{DS} = 5$ V.
 $T_J = 25$ °C.

Fig.5 Gate 1 current as a function of gate 1 voltage; typical values.




$V_{DS} = 5$ V.
 $T_J = 25$ °C.

Fig.6 Forward transfer admittance as a function of drain current; typical values.


Dual N-channel dual gate MOS-FET

BF1102




$V_{DS} = 5 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $T_J = 25^\circ\text{C}$.

Fig.7 Drain current as a function of gate 1 current; typical values.




$V_{DS} = 5 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $T_J = 25^\circ\text{C}$.
 $R_{G1} = 120 \text{ k}\Omega$ (connected to V_{GG}); see Fig.17.

Fig.8 Drain current as a function of gate 1 supply voltage ($= V_{GG}$); typical values.



$V_{G2-S} = 4 \text{ V}$; $T_J = 25^\circ\text{C}$.
 R_{G1} connected to V_{GG} ; see Fig.17.

Fig.9 Drain current as a function of gate 1 ($= V_{GG}$) and drain supply voltage; typical values.




$V_{DS} = 5 \text{ V}$; $T_J = 25^\circ\text{C}$.
 $R_{G1} = 120 \text{ k}\Omega$ (connected to V_{GG}); see Fig.17.

Fig.10 Drain current as a function of gate 2 voltage; typical values.

Dual N-channel dual gate MOS-FET


BF1102



$V_{DS} = 5 V$; $T_j = 25 ^\circ C$.

$R_{G1} = 120 k\Omega$ (connected to V_{GG}); see Fig. 17.

Fig. 11 Gate 1 current as a function of gate 2 voltage; typical values.




$V_{DS} = 5 V$; $V_{GG} = 5 V$; $f_w = 50 MHz$; $f_{unw} = 60 MHz$; $T_{amb} = 25 ^\circ C$;
 $R_{G1} = 120 k\Omega$ (connected to V_{GG}); see Fig. 17.

Fig. 12 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values.


Dual N-channel dual gate MOS-FET

BF1102




$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 15$ mA; $T_{amb} = 25$ °C.

Fig.13 Input admittance as a function of frequency; typical values.




$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 15$ mA; $T_{amb} = 25$ °C.

Fig.14 Reverse transfer admittance and phase as a function of frequency; typical values.



$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 15$ mA; $T_{amb} = 25$ °C.

Fig.15 Forward transfer admittance and phase as a function of frequency; typical values.



$V_{DS} = 5$ V; $V_{G2} = 4$ V.
 $I_D = 15$ mA; $T_{amb} = 25$ °C.

Fig.16 Output admittance as a function of frequency; typical values.

Dual N-channel dual gate MOS-FET

BF1102




Fig.17 Cross-modulation test set-up (for one MOS-FET).

N-channel dual-gate MOS-FETs

BF1105; BF1105R; BF1105WR

FEATURES

- Short channel transistor with high forward transfer admittance to input capacitance ratio
- Low noise gain controlled amplifier up to 1 GHz.
- Internal self-biasing circuit to ensure good cross-modulation performance during AGC and good DC stabilization.

APPLICATIONS


- VHF and UHF applications with 5 V supply voltage, such as television tuners and professional communications equipment.

DESCRIPTION

Enhancement type N-channel field-effect transistor with source and substrate interconnected. Integrated diodes between gates and source protect against excessive input voltage surges. The BF1105, BF1105R and BF1105WR are encapsulated in the SOT143B, SOT143R and SOT343R plastic packages respectively.


PINNING

PIN	DESCRIPTION
1	source
2	drain
3	gate 2
4	gate 1




BF1105R marking code: NAp.

Fig.2 Simplified outline (SOT143R).



BF1105 marking code: NEp.

Fig.1 Simplified outline (SOT143B).



BF1105WR marking code: NA.

Fig.3 Simplified outline (SOT343R).

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{DS}	drain-source voltage		—	—	7	V
I_D	drain current		—	—	30	mA
P_{tot}	total power dissipation	$T_{amb} \leq 80^\circ\text{C}$	—	—	200	mW
$ y_{fs} $	forward transfer admittance		25	31	—	mS
C_{ig1-ss}	input capacitance at gate 1		—	2.2	2.7	pF
C_{rss}	reverse transfer capacitance	$f = 1\text{ MHz}$	—	25	40	fF
F	noise figure	$f = 800\text{ MHz}$	—	1.7	2.5	dB
X_{mod}	cross-modulation	input level for $k = 1\%$ at 40 dB AGC	100	—	—	dB μ V
T_j	operating junction temperature		—	—	150	$^\circ\text{C}$

CAUTION

This product is supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport and handling. For further information, refer to Philips specs.: SNW-EQ-608, SNW-FQ-302A and SNW-FQ-302B.

N-channel dual-gate MOS-FETs

BF1105; BF1105R; BF1105WR


LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	7	V
I_D	drain current		–	30	mA
I_{G1}	gate 1 current		–	± 10	mA
I_{G2}	gate 2 current		–	± 10	mA
P_{tot}	total power dissipation	$T_{amb} \leq 80\text{ }^{\circ}\text{C}$; note 1; see Fig.4	–	200	mW
T_{stg}	storage temperature		–65	+150	$^{\circ}\text{C}$
T_j	operating junction temperature		–	+150	$^{\circ}\text{C}$

Note

1. Device mounted on a printed-circuit board.



N-channel dual-gate MOS-FETs

BF1105; BF1105R; BF1105WR

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient in free air	note 1	350	K/W
$R_{th\ j-s}$	thermal resistance from junction to soldering point		200	K/W

Note

1. Device mounted on a printed-circuit board.

STATIC CHARACTERISTICS

$T_j = 25\ ^\circ\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{G1-S} = V_{G2-S} = 0$; $I_D = 10\ \mu\text{A}$	7	—	—	V
$V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$V_{G2-S} = 0$; $I_D = 0$; $I_{G1-S} = 10\ \mu\text{A}$	7	—	—	V
$V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$; $I_{G2-S} = 10\ \mu\text{A}$	7	—	—	V
$V_{G2-S(th)}$	gate 2-source threshold voltage	$V_{G1-S} = 5\ \text{V}$; $V_{DS} = 5\ \text{V}$; $I_D = 20\ \mu\text{A}$	0.3	0.8	1.2	V
I_{DSX}	self-biasing drain current	$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 5\ \text{V}$	8	—	16	mA
I_{G1-SS}	gate 1 cut-off current	$V_{G1-S} = 5\ \text{V}$; $V_{G2-S} = 0$; $I_D = 0$	—	—	50	nA
I_{G2-SS}	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0$; $V_{G2-S} = 4\ \text{V}$	—	—	20	nA


DYNAMIC CHARACTERISTICS

Common source; $T_{amb} = 25\ ^\circ\text{C}$; $V_{G2-S} = 4\ \text{V}$; $V_{DS} = 5\ \text{V}$; self-biasing current; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ y_{fs} $	forward transfer admittance	pulsed; $T_j = 25\ ^\circ\text{C}$	25	31	—	mS
C_{ig1-ss}	input capacitance at gate 1	$f = 1\ \text{MHz}$	—	2.2	2.7	pF
C_{ig2-ss}	input capacitance at gate 2	$f = 1\ \text{MHz}$	—	1.6	—	pF
C_{oss}	output capacitance	$f = 1\ \text{MHz}$	—	1.2	—	pF
C_{rss}	reverse transfer capacitance	$f = 1\ \text{MHz}$	—	25	40	fF
F	noise figure	$f = 800\ \text{MHz}$; $Y_S = Y_{S\ opt}$	—	1.7	2.5	dB
G_p	power gain	$G_S = 2\ \text{mS}$; $B_S = B_{S\ opt}$; $G_L = 0.5\ \text{mS}$; $B_L = B_{L\ opt}$; $f = 200\ \text{MHz}$; see Fig.16	—	38	—	dB
		$G_S = 3.3\ \text{mS}$; $B_S = B_{S\ opt}$; $G_L = 1\ \text{mS}$; $B_L = B_{L\ opt}$; $f = 800\ \text{MHz}$; see Fig.17	—	20	—	dB
X_{mod}	cross-modulation	input level for $k = 1\%$ at 0 dB AGC; $f_w = 50\ \text{MHz}$; $f_{unw} = 60\ \text{MHz}$; see Fig.18	85	—	—	dB μV
		input level for $k = 1\%$ at 40 dB AGC; $f_w = 50\ \text{MHz}$; $f_{unw} = 60\ \text{MHz}$; see Fig.18	100	—	—	dB μV


N-channel dual-gate MOS-FETs

BF1105; BF1105R; BF1105WR




$V_{G2-S} = 4$ V.
 $T_j = 25$ °C.

Fig.5 Output characteristics; typical values.




$V_{DS} = 5$ V.
 $T_j = 25$ °C.

Fig.6 Transfer characteristics; typical values.



$V_{DS} = 5$ V.
 $T_j = 25$ °C.

Fig.7 Forward transfer admittance as a function of drain current; typical values.




(1) $V_{DS} = 5$ V. (4) $V_{DS} = 3.5$ V.
 (2) $V_{DS} = 4.5$ V. (5) $V_{DS} = 3$ V.
 (3) $V_{DS} = 4$ V.

Fig.8 Drain current as a function of gate 2 voltage; typical values.


N-channel dual-gate MOS-FETs

BF1105; BF1105R; BF1105WR




$V_{G2-S} = 4 \text{ V}$,
 $T_j = 25 \text{ }^\circ\text{C}$.

Fig.9 Drain current as a function of drain-source voltage; typical values.



$V_{DS} = 5 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $T_j = 25 \text{ }^\circ\text{C}$.

Fig.10 Drain current as a function of gate 1 current; typical values.




$V_{DS} = 5 \text{ V}$; $V_{G2nom} = 4 \text{ V}$; $I_{Dnom} = I_{self \text{ bias}}$; $f_w = 50 \text{ MHz}$;
 $f_{unw} = 60 \text{ MHz}$; $T_{amb} = 25 \text{ }^\circ\text{C}$.

Fig.11 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values (see Fig.18).


N-channel dual-gate MOS-FETs

BF1105; BF1105R; BF1105WR




$V_{DS} = 5$ V; $V_{G2-S} = 4$ V.
 $I_D = 12$ mA; $T_{amb} = 25$ °C.

Fig.12 Input admittance as a function of frequency; typical values.




$V_{DS} = 5$ V; $V_{G2-S} = 4$ V.
 $I_D = 12$ mA; $T_{amb} = 25$ °C.

Fig.13 Reverse transfer admittance and phase as a function of frequency; typical values.



$V_{DS} = 5$ V; $V_{G2-S} = 4$ V.
 $I_D = 12$ mA; $T_{amb} = 25$ °C.

Fig.14 Forward transfer admittance and phase as a function of frequency; typical values.




$V_{DS} = 5$ V; $V_{G2-S} = 4$ V.
 $I_D = 12$ mA; $T_{amb} = 25$ °C.

Fig.15 Output admittance as a function of frequency; typical values.

N-channel dual-gate MOS-FETs

BF1105; BF1105R; BF1105WR




$V_{DS} = 5\text{ V}$, $G_S = 2\text{ mS}$, $G_L = 0.5\text{ mS}$, $f = 200\text{ MHz}$.

$L1 = 45\text{ nH}$, 4 turns, internal diameter = 4 mm, 0.8 mm copper wire.

$L2 = 160\text{ nH}$, 3 turns, internal diameter = 8 mm, 0.8 mm copper wire; tapped at approximately half a turn from the cold side, to set $G_L = 0.5\text{ mS}$.

$C1$ adjusted for $G_S = 2\text{ mS}$.

Fig.16 Gain test circuit.



$V_{DS} = 5\text{ V}$, $G_S = 3.3\text{ mS}$, $G_L = 1\text{ mS}$, $f = 800\text{ MHz}$.

$L1 = 2\text{ cm}$, silvered 0.8 mm copper wire 4 mm above ground plane.

$L2 = 2\text{ cm}$, silvered 0.8 mm copper wire 4 mm above ground plane.

$L3 = 11\text{ turns}$ 0.5 mm copper wire without spacing, internal diameter = 3 mm, $L = \text{approx. } 200\text{ nH}$.

Fig.17 Gain test circuit.

N-channel dual-gate MOS-FETs

BF1105; BF1105R; BF1105WR




Fig.18 Cross-modulation test set-up.

Table 1 Scattering parameters: $V_{DS} = 5\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 12\text{ mA}$

f (MHz)	S ₁₁		S ₂₁		S ₁₂		S ₂₂	
	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
50	0.994	-3.8	3.060	175.4	0.000	86.9	0.985	-2.1
100	0.991	-7.5	3.047	170.9	0.002	86.1	0.983	-4.2
200	0.982	-14.7	3.004	162.1	0.003	82.7	0.980	-8.3
300	0.968	-21.7	2.932	153.4	0.004	79.7	0.976	-12.1
400	0.956	-28.8	2.896	145.3	0.006	77.8	0.972	-16.2
500	0.937	-35.4	2.815	137.1	0.007	76.7	0.967	-20.0
600	0.918	-41.8	2.735	129.2	0.007	76.3	0.961	-23.7
700	0.897	-48.1	2.651	121.5	0.008	76.7	0.955	-27.3
800	0.878	-54.0	2.575	114.0	0.008	79.7	0.948	-30.9
900	0.858	-59.9	2.482	106.5	0.008	82.2	0.941	-34.4
1000	0.840	-65.5	2.396	99.5	0.008	88.0	0.935	-37.9

Table 2 Noise data: $V_{DS} = 5\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 12\text{ mA}$

f (MHz)	F _{min} (dB)	Γ _{opt}		R _n (Ω)
		(ratio)	(deg)	
800	1.5	0.674	39.7	37.15

N-channel single gate MOS-FETs

BF1107; BF1107W

FEATURES

- Currentless RF switch.

APPLICATIONS



- Various RF switching applications such as:
 - Passive loop through for VCR tuner
 - Transceiver switching.

DESCRIPTION

The BF1107 and BF1107W are depletion type field-effect transistors in SOT23 and SOT323 packages respectively. The low loss and high isolation capabilities of this MOS-FET provide excellent RF switching functions. Integrated diodes between gate and source and between gate and drain protect against excessive input voltage surges. Drain and source are interchangeable.

PINNING

PIN	DESCRIPTION	
	BF1107	BF1107W
1	drain	drain
2	source	source
3	gate	gate



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ S_{21(\text{on})} ^2$	losses (on-state)	$R_S = R_L = 50 \Omega$; $f = 50 \text{ to } 860 \text{ MHz}$	—	—	2.5	dB
$ S_{21(\text{off})} ^2$	isolation (off-state)		30	—	—	dB
R_{DSon}	drain-source on-resistance	$V_{GS} = 0$; $I_D = 1 \text{ mA}$	—	12	20	Ω
V_{GSoff}	pinch-off voltage	$I_D = 20 \mu\text{A}$; $V_{DS} = 1 \text{ V}$	—	−3	−4.5	V

CAUTION	
This product is supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport and handling. For further information, refer to Philips specs.: SNW-EQ-608, SNW-FQ-302A and SNW-FQ-302B.	

N-channel single gate MOS-FETs

BF1107; BF1107W

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage	—	3	V
V_{SD}	source-drain voltage	—	3	V
V_{DG}	drain-gate voltage	—	7	V
V_{SG}	source-gate voltage	—	7	V
I_D	drain current	—	10	mA
T_{stg}	storage temperature	−65	+150	°C
T_j	junction temperature	—	150	°C

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point; note 1	260	K/W

Note

1. Soldering point of the gate lead.

STATIC CHARACTERISTICS

 $T_j = 25\text{ °C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)GSS}$	gate-source breakdown voltage	$V_{DS} = 0$; $I_{GS} = 0.1\text{ mA}$	7	—	—	V
V_{GSoff}	gate-source pinch-off voltage	$V_{DS} = 1\text{ V}$; $I_D = 20\text{ }\mu\text{A}$	—	−3	−4.5	V
I_{DSX}	drain-source leakage current	$V_{GS} = -5\text{ V}$; $V_{DS} = 2\text{ V}$	—	—	10	μA
I_{GSS}	gate cut-off current	$V_{GS} = -5\text{ V}$; $V_{DS} = 0$	—	—	100	nA


DYNAMIC CHARACTERISTICS

Common gate; $T_{amb} = 25\text{ °C}$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ S_{21(on)} ^2$	losses (on-state)	$V_{SG} = V_{DG} = 0$; $R_S = R_L = 50\text{ }\Omega$; $f = 50\text{ to }860\text{ MHz}$	—	—	2.5	dB
		$V_{SG} = V_{DG} = 0$; $R_S = R_L = 75\text{ }\Omega$; $f = 50\text{ to }860\text{ MHz}$	—	—	3.5	dB
$ S_{21(off)} ^2$	isolation (off-state)	$V_{SG} = V_{DG} = 5\text{ V}$; $R_S = R_L = 50\text{ }\Omega$; $f = 50\text{ to }860\text{ MHz}$	30	—	—	dB
		$V_{SG} = V_{DG} = 5\text{ V}$; $R_S = R_L = 75\text{ }\Omega$; $f = 50\text{ to }860\text{ MHz}$	30	—	—	dB
R_{DSon}	drain-source on-resistance	$V_{GS} = 0$; $I_D = 1\text{ mA}$	—	12	20	Ω
C_{ig}	input capacitance	$V_{SG} = V_{DG} = 5\text{ V}$; $f = 1\text{ MHz}$	—	0.9	—	pF
		$V_{SG} = V_{DG} = 0$; $f = 1\text{ MHz}$	—	1.5	2	pF
C_{og}	output capacitance	$V_{SG} = V_{DG} = 5\text{ V}$; $f = 1\text{ MHz}$	—	0.9	—	pF
		$V_{SG} = V_{DG} = 0$; $f = 1\text{ MHz}$	—	1.5	2	pF

N-channel single gate MOS-FETs

BF1107; BF1107W




$V_{SG} = V_{DG} = 0$.

(1) $R_S = R_L = 50 \Omega$.

(2) $R_S = R_L = 75 \Omega$.

Fig.3 Losses (on-state) as a function of frequency; typical values.




$V_{SG} = V_{DG} = 5 \text{ V}$.

(1) $R_S = R_L = 50 \Omega$.

(2) $R_S = R_L = 75 \Omega$.

Fig.4 Isolation (off-state) as a function of frequency; typical values.



$V_{SG} = V_{DG} = 0$.

(1) $R_S = R_L = 50 \Omega$.

(2) $R_S = R_L = 75 \Omega$.

Fig.5 Input and output return losses (on-state) as function of frequency; typical values.

Silicon RF-switches

BF1108; BF1108R

FEATURES

- Specially designed for low loss RF-switching up to 1 GHz.

APPLICATIONS

- Various RF switching applications such as:
 - Passive loop through for VCR tuner
 - Transceiver switching.

DESCRIPTION

Combination of a depletion type field-effect transistor and a diode in a SOT143B (BF1108) or SOT143R (BF1108R) package.

The low loss and high isolation capabilities of these devices provide excellent RF switching functions.

With the diode the gate of the MOSFET can be isolated from ground, resulting in low losses.

Integrated diodes between gate and source and between gate and drain protect against excessive input voltage surges.

PINNING

PIN	DESCRIPTION
1	gate of FET; anode of diode
2	cathode of diode
3	source (note 1)
4	drain (note 1)

Note


1. Drain and source are interchangeable.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ S_{21(on)} ^2$	losses (on-state)	$R_S = R_L = 50 \Omega$; $f = 50 \text{ to } 860 \text{ MHz}$	—	—	2	dB
$ S_{21(off)} ^2$	isolation (off-state)		30	—	—	dB
R_{DSon}	drain-source on-resistance	$V_{GS} = 0$; $I_D = 1 \text{ mA}$	—	12	20	Ω
V_{GSoff}	pinch-off voltage	$I_D = 20 \mu\text{A}$; $V_{DS} = 1 \text{ V}$	—	−3	−4	V

CAUTION


This product is supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport and handling. For further information, refer to Philips specs.: SNW-EQ-608, SNW-FQ-302A and SNW-FQ-302B.



Top view MSB014

Marking code: NGp.

Fig.1 Simplified outline SOT143B.



Top view MSB035

Marking code: NHp.

Fig.2 Simplified outline SOT143R.

Silicon RF-switches

BF1108; BF1108R

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
FET				
V_{DS}	drain-source voltage	–	3	V
V_{SD}	source-drain voltage	–	3	V
V_{DG}	drain-gate voltage	–	7	V
V_{SG}	source-gate voltage	–	7	V
I_D	drain current	–	10	mA
Diode				
V_R	continuous reverse voltage	–	35	V
I_F	continuous forward current	–	100	mA
FET and Diode				
T_{stg}	storage temperature	–65	+150	°C
T_j	junction temperature	–	+150	°C

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-s}$	thermal resistance from junction to soldering point; note 1	tbd	K/W

Note

1. Soldering point of the gate and anode of diode lead.

STATIC CHARACTERISTICS

 $T_j = 25\text{ °C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
FET						
$V_{(BR)GSS}$	gate-source breakdown voltage	$V_{DS} = 0$; $I_{GS} = 0.1\text{ mA}$	7	–	–	V
V_{GSoff}	gate-source pinch-off voltage	$V_{DS} = 1\text{ V}$; $I_D = 20\text{ }\mu\text{A}$	–	–3	–4	V
I_{DSX}	drain-source leakage current	$V_{GS} = -5\text{ V}$; $V_{DS} = 2\text{ V}$	–	–	10	μA
I_{GSS}	gate cut-off current	$V_{GS} = -5\text{ V}$; $V_{DS} = 0$	–	–	100	nA
R_{DSon}	drain-source on-state resistance	$V_{GS} = 0$; $I_D = 1\text{ mA}$	–	12	20	Ω
Diode						
V_F	forward voltage	$I_F = 10\text{ mA}$	–	–	1	V
I_R	reverse current	$V_R = 25\text{ V}$	–	–	50	nA
		$V_R = 20\text{ V}$; $T_{amb} = 75\text{ °C}$	–	–	1	μA

Silicon RF-switches

BF1108; BF1108R


DYNAMIC CHARACTERISTICS

Common cathode; T_{amb} = 25°C.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
FET and Diode						
$ S_{21(\text{on})} ^2$	losses (on-state)	$V_{\text{SC}} = V_{\text{DC}} = 0$; $I_{\text{F}} = 0$ (note 1); $R_{\text{S}} = R_{\text{L}} = 50\ \Omega$; $f = 50$ to 860 MHz;	—	—	2	dB
		$V_{\text{SC}} = V_{\text{DC}} = 0$; $R_{\text{S}} = R_{\text{L}} = 75\ \Omega$; $I_{\text{F}} = 0$; $f = 50$ to 860 MHz	—	—	3	dB
$ S_{21(\text{off})} ^2$	isolation (off-state)	$V_{\text{SC}} = V_{\text{DC}} = 5\ \text{V}$; $R_{\text{S}} = R_{\text{L}} = 50\ \Omega$; $I_{\text{F}} = 1\ \text{mA}$; $f = 50$ to 860 MHz	30	—	—	dB
		$V_{\text{SC}} = V_{\text{DC}} = 5\ \text{V}$; $R_{\text{S}} = R_{\text{L}} = 75\ \Omega$; $I_{\text{F}} = 1\ \text{mA}$; $f = 50$ to 860 MHz	30	—	—	dB
R_{DSon}	drain-source on-resistance	$V_{\text{CS}} = 0$; $I_{\text{D}} = 1\ \text{mA}$	—	12	20	Ω
C_{ic}	input capacitance	$V_{\text{SC}} = V_{\text{DC}} = 5\ \text{V}$; $I_{\text{F}} = 1\ \text{mA}$; $f = 1\ \text{MHz}$	—	0.9	—	pF
		$V_{\text{SC}} = V_{\text{DC}} = 0$; $I_{\text{F}} = 0$; $f = 1\ \text{MHz}$	—	tbd	tbd	pF
C_{oc}	output capacitance	$V_{\text{SC}} = V_{\text{DC}} = 5\ \text{V}$; $I_{\text{F}} = 1\ \text{mA}$; $f = 1\ \text{MHz}$	—	0.9	—	pF
		$V_{\text{SC}} = V_{\text{DC}} = 0$; $I_{\text{F}} = 0$; $f = 1\ \text{MHz}$	—	tbd	tbd	pF
Diode						
C_{d}	diode capacitance	$f = 1\ \text{MHz}$; $V_{\text{R}} = 0$	—	0.95	—	pF
r_{D}	diode forward resistance	$I_{\text{F}} = 2\ \text{mA}$; $f = 100\ \text{MHz}$; note 2	—	—	0.7	Ω


Notes

1. I_{F} = diode forward current
2. Guaranteed on AQL basis; inspection level S4, AQL 1.0.




Silicon RF-switches

BF1108; BF1108R




$V_{SC} = V_{DC} = 0$; $R_S = R_L = 50 \Omega$; $I_F = 0$ mA (diode forward current)
Measured in test circuit of Fig.6.

Fig.4 Losses (on-state) as a function of frequency; typical values.



$V_{SC} = V_{DC} = 5$ V; $R_S = R_L = 50 \Omega$; $I_F = 1$ mA (diode forward current)
Measured in test circuit of Fig.6.

Fig.5 Isolation (off-state) as a function of frequency; typical values.



On state: $V = 0$.
Off state: $V = 5$ V.

Fig.6 Test circuit.

N-channel dual-gate MOS-FETs

BF1109; BF1109R; BF1109WR

FEATURES

- Short channel transistor with high forward transfer admittance to input capacitance ratio
- Low noise gain controlled amplifier up to 1 GHz
- Internal self-biasing circuit to ensure good cross-modulation performance during AGC and good DC stabilization.

APPLICATIONS


- VHF and UHF applications with 9 V supply voltage, such as television tuners and professional communications equipment.

DESCRIPTION

Enhancement type N-channel field-effect transistor with source and substrate interconnected. Integrated diodes between gates and source protect against excessive input voltage surges. The BF1109, BF1109R and BF1109WR are encapsulated in the SOT143B, SOT143R and SOT343R plastic packages respectively.

PINNING


PIN	DESCRIPTION
1	source
2	drain
3	gate 2
4	gate 1



Top view MSB035

BF1109R marking code: NBp.


Fig.2 Simplified outline (SOT143R).



Top view MSB014

BF1109 marking code: NFp.

Fig.1 Simplified outline (SOT143B).



Top view MSB842

BF1109WR marking code: NB.

Fig.3 Simplified outline (SOT343R).

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{DS}	drain-source voltage		—	—	11	V
I_D	drain current (DC)		—	—	30	mA
P_{tot}	total power dissipation	$T_{amb} \leq 80^\circ\text{C}$	—	—	200	mW
$ y_{fs} $	forward transfer admittance		—	30	—	mS
C_{ig1-ss}	input capacitance at gate 1		—	2.2	2.7	pF
C_{rss}	reverse transfer capacitance	$f = 1\text{ MHz}$	—	25	40	fF
F	noise figure	$f = 800\text{ MHz}$	—	1.5	2.5	dB
X_{mod}	cross-modulation	input level for $k = 1\%$ at 40 dB AGC	100	—	—	dB μ V
T_j	operating junction temperature		—	—	150	$^\circ\text{C}$

CAUTION

This product is supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport and handling. For further information, refer to Philips specs.: SNW-EQ-608, SNW-FQ-302A and SNW-FQ-302B.

N-channel dual-gate MOS-FETs

BF1109; BF1109R; BF1109WR

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	11	V
I_D	drain current (DC)		–	30	mA
I_{G1}	gate 1 current		–	± 10	mA
I_{G2}	gate 2 current		–	± 10	mA
P_{tot}	total power dissipation	$T_{amb} \leq 80^\circ\text{C}$; note 1	–	200	mW
T_{stg}	storage temperature		–65	+150	$^\circ\text{C}$
T_j	operating junction temperature		–	+150	$^\circ\text{C}$

Note

1. Device mounted on a printed-circuit board.




Fig.4 Power derating curve.

N-channel dual-gate MOS-FETs

BF1109; BF1109R; BF1109WR

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient in free air	note 1	350	K/W
$R_{th\ j-s}$	thermal resistance from junction to soldering point		200	K/W

Note

1. Device mounted on a printed-circuit board.

STATIC CHARACTERISTICS

$T_j = 25\ ^\circ\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{G1-S} = V_{G2-S} = 0$; $I_D = 10\ \mu\text{A}$	11	–	V
$V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$V_{G2-S} = 0$; $I_{G1-S} = 10\ \mu\text{A}$; $I_D = 0$	11	–	V
$V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$; $I_{G2-S} = 10\ \mu\text{A}$	11	–	V
$V_{G2-S\ (th)}$	gate 2-source threshold voltage	$V_{G1-S} = 9\ \text{V}$; $V_{DS} = 9\ \text{V}$; $I_D = 20\ \mu\text{A}$	0.3	1.2	V
I_{DSX}	self-biasing drain current	$V_{G2-S} = 4\ \text{V}$; $V_{DS} = 9\ \text{V}$	8	16	mA
I_{G1-SS}	gate 1 cut-off current	$V_{G1-S} = 9\ \text{V}$; $V_{G2-S} = 0$; $I_D = 0$	–	20	nA
I_{G2-SS}	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0$; $V_{G2-S} = 9\ \text{V}$	–	20	nA


DYNAMIC CHARACTERISTICS

Common source; $T_{amb} = 25\ ^\circ\text{C}$; $V_{G2-S} = 4\ \text{V}$; $V_{DS} = 9\ \text{V}$; self-biasing current; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ y_{fs} $	forward transfer admittance	pulsed; $T_j = 25\ ^\circ\text{C}$	24	30	–	mS
C_{ig1-ss}	input capacitance at gate 1	$f = 1\ \text{MHz}$	–	2.2	2.7	pF
C_{ig2-ss}	input capacitance at gate 2	$f = 1\ \text{MHz}$	–	1.5	–	pF
C_{oss}	output capacitance	$f = 1\ \text{MHz}$	–	1.3	–	pF
C_{rss}	reverse transfer capacitance	$f = 1\ \text{MHz}$	–	25	40	fF
F	noise figure	$f = 800\ \text{MHz}$; $Y_S = Y_{S\ opt}$	–	1.5	2.5	dB
G_p	power gain	$G_S = 2\ \text{mS}$; $B_S = B_{S\ opt}$; $G_L = 0.5\ \text{mS}$; $B_L = B_{L\ opt}$; $f = 200\ \text{MHz}$; see Fig.16	–	38	–	dB
		$G_S = 3.3\ \text{mS}$; $B_S = B_{S\ opt}$; $G_L = 1\ \text{mS}$; $B_L = B_{L\ opt}$; $f = 800\ \text{MHz}$; see Fig.17	–	20	–	dB
X_{mod}	cross-modulation	input level for $k = 1\%$ at 0 dB AGC; $f_w = 50\ \text{MHz}$; $f_{unw} = 60\ \text{MHz}$; see Fig.18	85	–	–	dB μV
		input level for $k = 1\%$ at 40 dB AGC; $f_w = 50\ \text{MHz}$; $f_{unw} = 60\ \text{MHz}$; see Fig.18	100	–	–	dB μV


N-channel dual-gate MOS-FETs

BF1109; BF1109R; BF1109WR




$V_{G2-S} = 4 \text{ V}$.
 $T_j = 25^\circ\text{C}$.

Fig.5 Output characteristics; typical values.




$V_{DS} = 9 \text{ V}$.
 $T_j = 25^\circ\text{C}$.

Fig.6 Transfer characteristics; typical values.



$V_{DS} = 9 \text{ V}$.
 $T_j = 25^\circ\text{C}$.

Fig.7 Forward transfer admittance as a function of drain current; typical values.




(1) $V_{DS} = 9 \text{ V}$. (3) $V_{DS} = 5 \text{ V}$.
 (2) $V_{DS} = 7 \text{ V}$. (4) $V_{DS} = 3 \text{ V}$.

Fig.8 Drain current as a function of gate 2 voltage; typical values.


N-channel dual-gate MOS-FETs

BF1109; BF1109R; BF1109WR




$V_{G2-S} = 4 \text{ V}$.
 $T_j = 25^\circ\text{C}$.

Fig. 9 Drain current as a function of drain-source voltage; typical values.



$V_{DS} = 9 \text{ V}$; $V_{G2-S} = 4 \text{ V}$; $T_j = 25^\circ\text{C}$.

Fig. 10 Drain current as a function of gate 1 current; typical values.




$V_{DS} = 9 \text{ V}$; $V_{G2nom} = 4 \text{ V}$; $I_{Dnom} = 12 \text{ mA}$; $f_w = 50 \text{ MHz}$;
 $f_{unw} = 60 \text{ MHz}$; $T_{amb} = 25^\circ\text{C}$.

Fig. 11 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values (see Fig. 18).


N-channel dual-gate MOS-FETs

BF1109; BF1109R; BF1109WR




$V_{DS} = 9\text{ V}$; $V_{G2-S} = 4\text{ V}$.
 $I_D = 12\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig. 12 Input admittance as a function of frequency; typical values.




$V_{DS} = 9\text{ V}$; $V_{G2-S} = 4\text{ V}$.
 $I_D = 12\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig. 13 Reverse transfer admittance and phase as a function of frequency; typical values.



$V_{DS} = 9\text{ V}$; $V_{G2-S} = 4\text{ V}$.
 $I_D = 12\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig. 14 Forward transfer admittance and phase as a function of frequency; typical values.




$V_{DS} = 9\text{ V}$; $V_{G2-S} = 4\text{ V}$.
 $I_D = 12\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig. 15 Output admittance as a function of frequency; typical values.

N-channel dual-gate MOS-FETs

BF1109; BF1109R; BF1109WR




$V_{DS} = 9\text{ V}$, $G_S = 2\text{ mS}$, $G_L = 0.5\text{ mS}$, $f = 200\text{ MHz}$.

$L1 = 45\text{ nH}$, 4 turns, internal diameter = 4 mm, 0.8 mm copper wire.

$L2 = 160\text{ nH}$, 3 turns, internal diameter = 8 mm, 0.8 mm copper wire; tapped at approximately half a turn from the cold side, to set $G_L = 0.5\text{ mS}$.

$C1$ adjusted for $G_S = 2\text{ mS}$.

Fig.16 Gain test circuit.



$V_{DS} = 9\text{ V}$, $G_S = 3.3\text{ mS}$, $G_L = 1\text{ mS}$, $f = 800\text{ MHz}$.

$L1 = 2\text{ cm}$, silvered 0.8 mm copper wire 4 mm above ground plane.

$L2 = 2\text{ cm}$, silvered 0.8 mm copper wire 4 mm above ground plane.

$L3 = 11\text{ turns}$ 0.5 mm copper wire without spacing, internal diameter = 3 mm, $L = \text{approx. } 200\text{ nH}$.

Fig.17 Gain test circuit.

N-channel dual-gate MOS-FETs

BF1109; BF1109R; BF1109WR




Fig.18 Cross-modulation test set-up.

Table 1 Scattering parameters: $V_{DS} = 9\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 12\text{ mA}$

f (MHz)	S ₁₁		S ₂₁		S ₁₂		S ₂₂	
	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
50	0.995	-3.71	3.013	175.0	0.000	88.2	0.998	-1.8
100	0.992	-7.29	3.002	170.2	0.001	83.7	0.997	-3.5
200	0.984	-14.3	2.967	160.7	0.002	86.2	0.995	-7.0
300	0.973	-21.2	2.922	151.3	0.002	83.2	0.992	-10.5
400	0.961	-27.9	2.869	142.0	0.003	84.1	0.990	-13.9
500	0.944	-34.4	2.793	132.9	0.003	85.7	0.987	-17.2
600	0.926	-40.8	2.730	124.1	0.003	88.4	0.985	-20.5
700	0.906	-46.9	2.660	115.3	0.003	94.6	0.983	-23.7
800	0.887	-52.9	2.605	106.5	0.004	107.2	0.981	-26.8
900	0.868	-58.8	2.527	97.8	0.004	114.9	0.977	-30.0
1000	0.852	-64.3	2.457	89.6	0.004	129.7	0.9377	-33.1

Table 2 Noise data: $V_{DS} = 9\text{ V}$; $V_{G2-S} = 4\text{ V}$; $I_D = 12\text{ mA}$

f (MHz)	F _{min} (dB)	Γ _{opt}		R _n (Ω)
		(ratio)	(deg)	
800	1.5	0.684	40.94	40.4

N-channel field-effect transistors

BFR30; BFR31

DESCRIPTION

Planar epitaxial symmetrical junction N-channel field-effect transistor in a plastic SOT23 package.

APPLICATIONS


- Low level general purpose amplifiers in thick and thin-film circuits.

PINNING - SOT23

PIN	SYMBOL	DESCRIPTION
1	d	drain ⁽¹⁾
2	s	source ⁽¹⁾
3	g	gate

Note

1. Drain and source are interchangeable.



CAUTION

This product is supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport and handling. For further information, refer to Philips specs.: SNW-EQ-608, SNW-FQ-302A and SNW-FQ-302B.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	± 25	V
V_{GSO}	gate-source voltage	open drain	–	–25	V
P_{tot}	total power dissipation	$T_{amb} \leq 40\text{ }^{\circ}\text{C}$	–	250	mW
I_{DSS}	drain current	$V_{GS} = 0; V_{DS} = 10\text{ V}$	4	10	mA
	BFR30		1	5	mA
	BFR31				
$ y_{fs} $	common-source transfer admittance	$I_D = 1\text{ mA}; V_{DS} = 10\text{ V}; f = 1\text{ kHz}$	1	4	mS
	BFR30		1.5	4.5	mS
	BFR31				

N-channel field-effect transistors

BFR30; BFR31

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	± 25	V
V_{DGO}	drain-gate voltage	open source	–	–25	V
V_{GSO}	gate-source voltage	open drain	–	–25	V
I_D	drain current		–	10	mA
I_G	forward gate current (DC)		–	5	mA
P_{tot}	total power dissipation	$T_{amb} \leq 40\text{ }^{\circ}\text{C}$; note 1; see Fig.2	–	250	mW
T_{stg}	storage temperature		–65	+150	$^{\circ}\text{C}$
T_j	operating junction temperature		–	150	$^{\circ}\text{C}$

Note

1. Mounted on a ceramic substrate of $8 \times 10 \times 0.7\text{ mm}$.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient	note 1	430	K/W

Note

1. Mounted on a ceramic substrate of $8 \times 10 \times 0.7\text{ mm}$.




Fig.2 Power derating curve.

N-channel field-effect transistors

BFR30; BFR31

CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_{GSS}	gate cut-off current	$V_{DS} = 0$; $V_{GS} = -10\text{ V}$	–	–0.2	nA
I_{DSS}	drain current	$V_{GS} = 0$; $V_{DS} = 10\text{ V}$	4	10	mA
	BFR30		1	5	mA
V_{GS}	gate-source voltage	$I_D = 1\text{ mA}$; $V_{DS} = 10\text{ V}$	–0.7	–3	V
	BFR31		0	–1.3	V
V_{GS}	gate-source voltage	$I_D = 50\text{ }\mu\text{A}$; $V_{DS} = 10\text{ V}$	–	–4	V
	BFR31		–	–2	V
V_{GSoff}	gate-source cut-off voltage	$I_D = 0.5\text{ nA}$; $V_{DS} = 10\text{ V}$	–	–5	V
	BFR31		–	–2.5	V
$ y_{fs} $	common-source transfer admittance	$I_D = 1\text{ mA}$; $V_{DS} = 10\text{ V}$; $f = 1\text{ kHz}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$	1	4	mS
	BFR31		1.5	4.5	mS
$ y_{fs} $	common-source transfer admittance	$I_D = 200\text{ }\mu\text{A}$; $V_{DS} = 10\text{ V}$; $f = 1\text{ kHz}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$	0.5	–	mS
	BFR31		0.75	–	mS
$ y_{os} $	common source output admittance	$I_D = 1\text{ mA}$; $V_{DS} = 10\text{ V}$; $f = 1\text{ kHz}$	–	40	μS
	BFR31		–	25	μS
$ y_{os} $	common source output admittance	$I_D = 200\text{ }\mu\text{A}$; $V_{DS} = 10\text{ V}$; $f = 1\text{ kHz}$	–	20	μS
	BFR31		–	15	μS
C_{is}	input capacitance	$V_{DS} = 10\text{ V}$; $f = 1\text{ MHz}$	–	4	pF
		$I_D = 1\text{ mA}$	–	4	pF
C_{rs}	feedback capacitance	$V_{DS} = 10\text{ V}$; $f = 1\text{ MHz}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$	–	1.5	pF
		$I_D = 1\text{ mA}$	–	1.5	pF
V_n	equivalent input noise voltage	$I_D = 200\text{ }\mu\text{A}$; $V_{DS} = 10\text{ V}$; $B = 0.6\text{ to }100\text{ Hz}$	–	0.5	μV

N-channel field-effect transistors

BFR30; BFR31


**BFR30.** $V_{DS} = 10\text{ V}; T_J = 25\text{ }^{\circ}\text{C}.$

Fig.3 Input characteristics.


**BFR30.** $T_J = 25\text{ }^{\circ}\text{C}.$

Fig.4 Output characteristics; typical values.


**BFR31.** $V_{DS} = 10\text{ V}; T_J = 25\text{ }^{\circ}\text{C}.$

Fig.5 Input characteristics.



**BFR31.** $T_J = 25\text{ }^{\circ}\text{C}.$

Fig.6 Output characteristics; typical values.


N-channel field-effect transistors

BFR30; BFR31




BFR30.
 $V_{DS} = 10\text{ V}.$

Fig.7 Drain current as a function of junction temperature; typical values.




BFR31.
 $V_{DS} = 10\text{ V}.$

Fig.8 Drain current as a function of junction temperature; typical values.



$V_{GS} = -10\text{ V}; V_{DS} = 0.$

Fig.9 Gate cut-off current as a function of junction temperature; typical values.




$I_D = 0.5\text{ nA}; V_{DS} = 10\text{ V}; V_{GS} = 0; T_j = 25\text{ °C}.$

Fig.10 Gate-source cut-off voltage as a function of drain current; typical values.


N-channel field-effect transistors

BFR30; BFR31




$V_{DS} = 10$ V; $f = 1$ kHz; $T_{amb} = 25$ °C.

Fig.11 Common source transfer admittance as a function of drain current; typical values.



$V_{DS} = 10$ V; $f = 1$ kHz; $T_{amb} = 25$ °C.


Fig.12 Common source output admittance as a function of drain current; typical values.



$f = 1$ kHz; $T_{amb} = 25$ °C.

(1) $I_D = 4$ mA. (2) $I_D = 1$ mA.

Fig.13 Common source output admittance as a function of drain-source voltage; typical values.




$V_{DS} = 10$ V; $f = 1$ MHz; $T_{amb} = 25$ °C.

Fig.14 Input capacitance as a function of gate-source voltage; typical values.


N-channel field-effect transistors

BFR30; BFR31



$V_{DS} = 10$ V; $f = 1$ MHz; $T_{amb} = 25$ °C.

Fig.15 Feedback capacitance as a function of gate-source voltage; typical values.



$V_{DS} = 10$ V; $T_{amb} = 25$ °C.


(1) BFR31; $I_D = 1$ mA.

(2) BFR30; $I_D = 4$ mA.

Fig.16 Equivalent noise voltage source as a function of frequency; typical values.

N-channel field-effect transistors

BFR30; BFR31



$V_{DS} = 10 \text{ V}$; $T_{amb} = 25^\circ\text{C}$.

(1) BFR31; $I_D = 1 \text{ mA}$.

(2) BFR30; $I_D = 4 \text{ mA}$.

Fig.17 Equivalent noise current source as a function of frequency; typical values.

N-channel silicon FET

BFT46


DESCRIPTION

Symmetrical n-channel silicon epitaxial planar junction field-effect transistor in a microminiature plastic envelope. The transistor is intended for low level general purpose amplifiers in thick and thin-film circuits.

PINNING

- 1 = drain
- 2 = source
- 3 = gate

Note : Drain and source are interchangeable.



Marking code

BFT46 = M3p

QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	25 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	25 V
Total power dissipation up to $T_{amb} = 40\text{ }^{\circ}\text{C}$	P_{tot}	max.	250 mW
Drain current			
$V_{DS} = 10\text{ V}; V_{GS} = 0$	I_{DSS}	>	0,2 mA
		<	1,5 mA
Transfer admittance (common source)			
$I_D = 0,2\text{ mA}; V_{DS} = 10\text{ V}; f = 1\text{ kHz}$	$ y_{fs} $	>	0,5 mS
Equivalent noise voltage			
$V_{DS} = 10\text{ V}; I_D = 200\text{ }\mu\text{A}; B = 0,6\text{ to }100\text{ Hz}$	V_n	<	0,5 μV

N-channel silicon FET

BFT46

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	25 V
Drain-gate voltage (open source)	V_{DGO}	max.	25 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	25 V
Drain current	I_D	max.	10 mA
Gate current	I_G	max.	5 mA
Total power dissipation up to $T_{amb} = 40\text{ }^{\circ}\text{C}^{(1)}$	P_{tot}	max.	250 mW
Storage temperature range	T_{stg}		-65 to +150 $^{\circ}\text{C}$
Junction temperature	T_j	max.	150 $^{\circ}\text{C}$

THERMAL RESISTANCE

From junction to ambient ⁽¹⁾	$R_{th\ j-a}$	=	430 K/W
---	---------------	---	---------

Note

1. Mounted on a ceramic substrate of 8 mm × 10 mm × 0,7 mm.

CHARACTERISTICS $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

Gate cut-off current $-V_{GS} = 10\text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	0,2 nA
Drain current $V_{DS} = 10\text{ V}; V_{GS} = 0$	I_{DSS}	> <	0,2 mA 1,5 mA
Gate-source voltage $I_D = 50\text{ }\mu\text{A}; V_{DS} = 10\text{ V}$	$-V_{GS}$	> <	0,1 V 1,0 V
Gate-source cut-off voltage $I_D = 0,5\text{ nA}; V_{DS} = 10\text{ V}$	$-V_{(P)GS}$	<	1,2 V
y-parameters at $f = 1\text{ kHz}$; $V_{DS} = 10\text{ V}; V_{GS} = 0; T_{amb} = 25\text{ }^{\circ}\text{C}$			
Transfer admittance	$ y_{fs} $	>	1,0 mS
Output admittance	$ y_{os} $	<	10 μS
$V_{DS} = 10\text{ V}; I_D = 200\text{ }\mu\text{A}; T_{amb} = 25\text{ }^{\circ}\text{C}$			
Transfer admittance	$ y_{fs} $	>	0,5 mS
Output admittance	$ y_{os} $	<	5 μS
Input capacitance at $f = 1\text{ MHz}$; $V_{DS} = 10\text{ V}; V_{GS} = 0; T_{amb} = 25\text{ }^{\circ}\text{C}$	C_{is}	<	5 pF
Feedback capacitance at $f = 1\text{ MHz}$; $V_{DS} = 10\text{ V}; V_{GS} = 0; T_{amb} = 25\text{ }^{\circ}\text{C}$	C_{rs}	<	1,5 pF
Equivalent noise voltage $V_{DS} = 10\text{ V}; I_D = 200\text{ }\mu\text{A}; T_{amb} = 25\text{ }^{\circ}\text{C}$ $B = 0,6\text{ to }100\text{ Hz}$	V_n	<	0,5 μV

N-channel silicon FET

BFT46









Fig.2 Power derating curve.

Fig.3 Typical values. $V_{DS} = 10$ V; $T_j = 25$ $^{\circ}\text{C}$.

N-channel silicon FET

BFT46

Fig.4 Typical values. $V_{DS} = 10\text{ V}$.Fig.5 Correlation between $-V_{(P)GS}$ and I_{DSS} . $V_{DS} = 10\text{ V}$; $T_j = 25\text{ °C}$.Fig.6 $|y_{fs}|$ versus I_D . $V_{DS} = 10\text{ V}$; $f = 1\text{ kHz}$; $T_{amb} = 25\text{ °C}$.Fig.7 $|y_{os}|$ versus I_D . $V_{DS} = 10\text{ V}$; $f = 1\text{ kHz}$; $T_{amb} = 25\text{ °C}$.

N-channel silicon FET

BFT46




Fig.8 $|y_{oss}|$ versus V_{DS} . $I_D = 0,4$ mA; $f = 1$ kHz; $T_{amb} = 25$ °C.




Fig.9 Typical values. $V_{DS} = 10$ V; $T_{amb} = 25$ °C.




Fig.10 Typical values. $V_{DS} = 10$ V, $T_{amb} = 25$ °C.






Fig.11 I_{GSS} versus T_j . $-V_{GSS} = 10$ V; $V_{DS} = 0$.

N-channel silicon FET

BFT46

Fig.12 $V_{DS} = 10 \text{ V}$; $I_D = 0,2 \text{ mA}$; $T_{amb} = 25 \text{ }^\circ\text{C}$.Fig.13 $V_{DS} = 10 \text{ V}$; $I_D = 0,2 \text{ mA}$; $T_{amb} = 25 \text{ }^\circ\text{C}$.

MOSFET N-channel depletion switching transistor

BSD22

DESCRIPTION

Symmetrical insulated-gate silicon MOS field-effect transistor of the n-channel depletion mode type. The transistor is sealed in a SOT143 envelope and features a low ON-resistance and low capacitances. The transistor is protected against excessive input voltages by integrated back-to-back diodes between gate and substrate.

Applications:

- analog and/or digital switch
- switch driver
- convertor
- chopper


PINNING

- 1 = substrate (b)
- 2 = source
- 3 = drain
- 4 = gate

Note

- 1. Drain and source are interchangeable

Marking code: M32



QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	20	V
Gate-source voltage	V_{GS}	max.	+ 15	V
			- 40	V
Drain current (DC)	I_D	max.	50	mA
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	P_{tot}	max.	230	mW
Junction temperature	T_j	max.	125	$^{\circ}\text{C}$
Drain-source ON-resistance				
$V_{GS} = 10\text{ V}; V_{SB} = 0; I_D = 1\text{ mA}$	R_{DSon}	max.	30	Ω
Feed-back capacitance				
$V_{GS} = V_{BS} = -5\text{ V}; V_{DS} = 10\text{ V}; f = 1\text{ MHz}$	C_{rss}	typ.	0.6	pF

MOSFET N-channel depletion switching transistor

BSD22

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	20	V
Source-drain voltage	V_{SD}	max.	20	V
Drain-substrate voltage	V_{DB}	max.	25	V
Source-substrate voltage	V_{SB}	max.	25	V
Gate-substrate voltage	V_{GB}	max.	± 15	V
Gate-source voltage	V_{GS}	max.	+ 15 – 40	V
Drain current (DC)	I_D	max.	50	mA
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}^{(1)}$	P_{tot}	max.	230	mW
Storage temperature range	T_{stg}		–65 to + 150	$^{\circ}\text{C}$
Junction temperature	T_j	max.	125	$^{\circ}\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air ⁽¹⁾	$R_{th\ j-a}$	=	430	K/W
---	---------------	---	-----	-----

Note

1. Device mounted on a ceramic substrate of 8 mm × 10 mm × 0.7 mm.

CHARACTERISTICS $T_{amb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

Drain-source breakdown voltage $V_{GS} = V_{BS} = -5\text{ V}$; $I_S = 10\text{ nA}$	$V_{(BR)DSX}$	min.	20	V
Source-drain breakdown voltage $V_{GD} = V_{BD} = -5\text{ V}$; $I_D = 10\text{ nA}$	$V_{(BR)SDX}$	min.	20	V
Drain-substrate breakdown voltage $V_{GB} = 0$; $I_D = 10\text{ nA}$; open source	$V_{(BR)DBO}$	min.	25	V
Source-substrate breakdown voltage $V_{GB} = 0$; $I_S = 10\text{ nA}$; open drain	$V_{(BR)SBO}$	min.	25	V
Drain-source leakage current $V_{GS} = V_{BS} = -5\text{ V}$; $V_{DS} = 10\text{ V}$	I_{DSoff}	typ.	1.0	nA
Source-drain leakage current $V_{GD} = V_{BD} = 5\text{ V}$; $V_{SD} = 10\text{ V}$	I_{SDoff}	typ.	1.0	nA
Gate-substrate leakage current $V_{DB} = V_{SB} = 0$; $V_{GB} = \pm 15\text{ V}$	I_{GBS}	max.	10	nA
Forward transconductance at $f = 1\text{ kHz}$ $V_{DS} = 10\text{ V}$; $V_{SB} = 0$; $I_D = 20\text{ mA}$	g_{fs}	min. typ.	10 15	mS mS
Gate-source cut-off voltage $V_{DS} = 10\text{ V}$; $V_{SB} = 0$; $I_D = 10\text{ }\mu\text{A}$	$-V_{(P)GS}$	max.	2.0	V

MOSFET N-channel depletion switching transistor

BSD22

Drain-source ON-resistance

$I_D = 1\text{ mA}$; $V_{SB} = 0$;

$V_{GS} = 5\text{ V}$

R_{DSon}	typ.	25	Ω
	max.	50	Ω

$V_{GS} = 10\text{ V}$

R_{DSon}	typ.	15	Ω
	max.	30	Ω

Capacitances at $f = 1\text{ MHz}$

$V_{GS} = V_{BS} = -5\text{ V}$; $V_{DS} = 10\text{ V}$

Feed-back capacitance

C_{rss}	typ.	0.6	pF
-----------	------	-----	----

Input capacitance

C_{iss}	typ.	1.5	pF
-----------	------	-----	----

Output capacitance

C_{oss}	typ.	1.0	pF
-----------	------	-----	----

Switching times (see Fig.3)

$V_{DD} = 10\text{ V}$; $V_i = -5\text{ V}$ to $+5\text{ V}$

t_{on}	typ.	1.0	ns
----------	------	-----	----

t_{off}	typ.	5.0	ns
-----------	------	-----	----

$$C_{iss} = C_{gs} + C_{gd} + C_{gb}$$
$$C_{oss} = C_{gd} + C_{bd}$$
$$C_{rss} = C_{gd}$$




Fig.2 Capacitances model.





Fig.3 Switching times and input and output waveforms; $R_i = 50\text{ }\Omega$; $t_r < 0.5\text{ ns}$; $t_f < 1.0\text{ ns}$; $t_p = 20\text{ ns}$; $\delta < 0.01$.

N-channel FETs

BSR56; BSR57; BSR58

DESCRIPTION

Symmetrical silicon n-channel depletion type junction field-effect transistors in a plastic microminiature envelope intended for application in thick and thin-film circuits. The transistors are intended for low-power, chopper or switching applications in industrial service.

PINNING

- 1 = drain
2 = source
3 = gate

Note

1. Drain and source are interchangeable.

Marking code

- BSR56 = M4P
BSR57 = M5P
BSR58 = M6P

QUICK REFERENCE DATA

		BSR56	BSR57	BSR58
Drain-source voltage	$\pm V_{DS}$	max. 40	40	40 V
Total power dissipation up to $T_{amb} = 40^\circ\text{C}$	P_{tot}	max. 250	250	250 mW
Drain current				
$V_{DS} = 15\text{ V}; V_{GS} = 0$	I_{DSS}	> 50 < —	20 100	8 mA 80 mA
Gate-source cut-off voltage				
$V_{DS} = 15\text{ V}; I_D = 0.5\text{ mA}$	$-V_{(P)GS}$	> 4 < 10	2 6	0.8 V 4 V
Drain-source resistance (on) at $f = 1\text{ kHz}$				
$I_D = 0; V_{GS} = 0$	$r_{ds\ on}$	< 25	40	60 Ω
Feedback capacitance at $f = 1\text{ MHz}$				
$-V_{GS} = 10\text{ V}; V_{DS} = 0$	C_{rs}	< 5	5	5 pF
Turn-off time				
$V_{DD} = 10\text{ V}; V_{GS} = 0$				
$I_D = 20\text{ mA}; -V_{GSM} = 10\text{ V}$	t_{off}	< 25	—	— ns
$I_D = 10\text{ mA}; -V_{GSM} = 6\text{ V}$	t_{off}	< —	50	— ns
$I_D = 5\text{ mA}; -V_{GSM} = 4\text{ V}$	t_{off}	< —	—	100 ns




Fig.1 Simplified outline and symbol, SOT23.

N-channel FETs

BSR56; BSR57; BSR58

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	40 V
Drain-gate voltage	V_{DGO}	max.	40 V
Gate-source voltage	$-V_{GSO}$	max.	40 V
Forward gate current	I_{GF}	max.	50 mA
Total power dissipation up to $T_{amb} = 40\text{ }^{\circ}\text{C}$ (note 1)	P_{tot}	max.	250 mW
Storage temperature range	T_{stg}		$-65\text{ to }+150\text{ }^{\circ}\text{C}$
Junction temperature	T_j	max.	150 $^{\circ}\text{C}$

THERMAL RESISTANCE

From junction to ambient (note 1)	$R_{th\ j-a}$	=	430 K/W
-----------------------------------	---------------	---	---------

Notes

1. Mounted on a ceramic substrate of 8 mm × 10 mm × 0.7 mm.

CHARACTERISTICS

 $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

Gate-source cut-off current

$V_{DS} = 0\text{ V}; -V_{GS} = 20\text{ V}$	$-I_{GSS}$	max.	1.0 nA
--	------------	------	--------

Drain cut-off current

$V_{DS} = 15\text{ V}; -V_{GS} = 10\text{ V}$	I_{DSX}	max.	1.0 nA
---	-----------	------	--------

Drain current

		BSR56	BSR57	BSR58
$V_{DS} = 15\text{ V}; V_{GS} = 0$	I_{DSS}	50	20	8 mA
		—	100	80 mA

Gate-source breakdown voltage

$-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	>	40	40	40 V
---	----------------	---	----	----	------

Gate-source cut-off voltage

$I_D = 0,5\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	>	4	2	0.8 V
		<	10	6	4 V

Drain-source voltage (on)

$I_D = 20\text{ mA}; V_{GS} = 0$	V_{DSon}	<	750	—	— mV
$I_D = 10\text{ mA}; V_{GS} = 0$	V_{DSon}	<	—	500	— mV
$I_D = 5\text{ mA}; V_{GS} = 0$	V_{DSon}	<	—	—	400 mV

Drain-source resistance (on) at $f = 1\text{ kHz}$

$I_D = 0; V_{GS} = 0; T_a = 25\text{ }^{\circ}\text{C}$	$r_{ds\ on}$	<	25	40	60 Ω
---	--------------	---	----	----	-------------

Feedback capacitance at $f = 1\text{ MHz}$

$-V_{GS} = 10\text{ V}; V_{DS} = 0$	C_{rss}	<	5	5	5 pF
-------------------------------------	-----------	---	---	---	------

N-channel FETs

BSR56; BSR57; BSR58

Switching times

$V_{DD} = 10\text{ V}$; $V_{GS} = 0$
Conditions I_D and $-V_{GSM}$
Delay time
Rise time
Turn-off time

	BSR56	BSR57	BSR58
I_D	= 20	10	5 mA
$-V_{GSM}$	= 10	6	4 V
t_d	< 6	6	10 ns
t_r	< 3	4	10 ns
t_{off}	< 25	50	100 ns




Fig.2 Switching times waveforms.




Fig.3 Test circuit.

BSR56; $R = 464\ \Omega$
BSR57; $R = 953\ \Omega$
BSR58; $R = 1910\ \Omega$

Pulse generator

$t_r = t_f \leq 1\text{ ns}$
 $\delta = 0.02$
 $Z_o = 50\ \Omega$

Oscilloscope

$t_r \leq 0.75\text{ ns}$
 $R_i \geq 1\text{ M}\Omega$
 $C_i \leq 2.5\text{ pF}$




Fig.4 Power derating curve.

MOSFET N-channel enhancement switching transistor

BSS83

DESCRIPTION

Symmetrical insulated-gate silicon MOS field-effect transistor of the N-channel enhancement mode type. The transistor is sealed in a SOT143 envelope and features a low ON resistance and low capacitances. The transistor is protected against excessive input voltages by integrated back-to-back diodes between gate and substrate.

Marking code:

BSS83 = M74

APPLICATIONS


- analog and/or digital switch
- switch driver

PINNING

- 1 = substrate (b)
- 2 = source
- 3 = drain
- 4 = gate

Note

1. Drain and source are interchangeable.



QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	10 V
Source-drain voltage	V_{SD}	max.	10 V
Drain-substrate voltage	V_{DB}	max.	15 V
Source-substrate voltage	V_{SB}	max.	15 V
Drain current (DC)	I_D	max.	50 mA
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	P_{tot}	max.	230 mW
Gate-source threshold voltage			
$V_{DS} = V_{GS}; V_{SB} = 0;$	$V_{GS(th)}$	>	0.1 V
$I_D = 1\text{ }\mu\text{A}$		<	2.0 V
Drain-source ON-resistance			
$V_{GS} = 10\text{ V}; V_{SB} = 0; I_D = 0.1\text{ mA}$	$R_{DS(on)}$	<	45 Ω
Feed-back capacitance			
$V_{GS} = V_{BS} = -15\text{ V};$	C_{rss}	typ.	0.6 pF
$V_{DS} = 10\text{ V}; f = 1\text{ MHz}$			

MOSFET N-channel enhancement switching transistor

BSS83

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	10 V
Source-drain voltage	V_{SD}	max.	10 V
Drain-substrate voltage	V_{DB}	max.	15 V
Source-substrate voltage	V_{SB}	max.	15 V
Drain current (DC)	I_D	max.	50 mA
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}^{(1)}$	P_{tot}	max.	230 mW
Storage temperature range	T_{stg}		$-65\text{ to }+150\text{ }^{\circ}\text{C}$
Junction temperature	T_j	max.	125 $^{\circ}\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air ⁽¹⁾	$R_{th\ j-a}$	=	430 K/W
---	---------------	---	---------

MOSFET N-channel enhancement switching transistor

BSS83

CHARACTERISTICS

 $T_{amb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

Drain-source breakdown voltage

$V_{GS} = V_{BS} = -5\text{ V}; I_D = 10\text{ nA}$

$V_{(BR)DSX} > 10\text{ V}$

Source-drain breakdown voltage

$V_{GD} = V_{BD} = -5\text{ V}; I_D = 10\text{ nA}$

$V_{(BR)SDX} > 10\text{ V}$

Drain-substrate breakdown voltage

$V_{GB} = 0; I_D = 10\text{ nA}; \text{open source}$

$V_{(BR)DBO} > 15\text{ V}$

Source-substrate breakdown voltage

$V_{GB} = 0; I_D = 10\text{ nA}; \text{open drain}$

$V_{(BR)SBO} > 15\text{ V}$

Drain-source leakage current

$V_{GS} = V_{BS} = -2\text{ V}; V_{DS} = 6,6\text{ V}$

$I_{DSoff} < 10\text{ nA}$

Source-drain leakage current

$V_{GD} = V_{BD} = -2\text{ V}; V_{SD} = 6,6\text{ V}$

$I_{SDoff} < 10\text{ nA}$

Forward transconductance at $f = 1\text{ kHz}$

$V_{DS} = 10\text{ V}; V_{SB} = 0; I_D = 20\text{ mA}$

$g_{fs} > 10\text{ mS}$
 $\text{typ. } 15\text{ mS}$

Gate-source threshold voltage

$V_{DS} = V_{GS}; V_{SB} = 0; I_D = 1\text{ }\mu\text{A}$

$V_{GS(th)} > 0,1\text{ V}$
 $< 2,0\text{ V}$

Drain-source ON-resistance

$I_D = 0,1\text{ mA};$

$V_{GS} = 5\text{ V}; V_{SB} = 0$

$R_{DSon} < 70\text{ }\Omega$

$V_{GS} = 10\text{ V}; V_{SB} = 0$

$R_{DSon} < 45\text{ }\Omega$

$V_{GS} = 3,2\text{ V}; V_{SB} = 6,8\text{ V (see Fig.4)}$

$R_{DSon} \text{ typ. } 80\text{ }\Omega$
 $< 120\text{ }\Omega$

Gate-substrate zener voltages

$V_{DB} = V_{SB} = 0; -I_G = 10\text{ }\mu\text{A}$

$V_{Z(1)} > 12,5\text{ V}$

$V_{DB} = V_{SB} = 0; +I_G = 10\text{ }\mu\text{A}$

$V_{Z(2)} > 12,5\text{ V}$

Capacitances at $f = 1\text{ MHz}$

$V_{GS} = V_{BS} = -15\text{ V}; V_{DS} = 10\text{ V}$

Feed-back capacitance

$C_{rss} \text{ typ. } 0,6\text{ pF}$

Input capacitance

$C_{iss} \text{ typ. } 1,5\text{ pF}$

Output capacitance

$C_{oss} \text{ typ. } 1,0\text{ pF}$

Switching times (see Fig.2)

$V_{DD} = 10\text{ V}; V_i = 5\text{ V}$

$t_{on} \text{ typ. } 1,0\text{ ns}$

$t_{off} \text{ typ. } 5,0\text{ ns}$

Note

1. Device mounted on a ceramic substrate of $8\text{ mm} \times 10\text{ mm} \times 0,7\text{ mm}$.

MOSFET N-channel enhancement switching transistor

BSS83

Pulse generator:

$$\begin{aligned}
 R_i &= 50 \, \Omega \\
 t_r &< 0,5 \, \text{ns} \\
 t_f &< 1,0 \, \text{ns} \\
 t_p &= 20 \, \text{ns} \\
 \delta &< 0,01
 \end{aligned}$$










Fig.2 Switching times test circuit and input and output waveforms.

 $T_j = 25 \, ^\circ\text{C}.$ Fig.3 $V_{SB} = 0$; typical values. $T_j = 25 \, ^\circ\text{C}.$ Fig.4 $V_{SB} = 6,8 \, \text{V}$; typical values.

MOSFET N-channel enhancement switching transistor

BSS83

 $T_j = 25\text{ }^{\circ}\text{C}$.Fig.5 $V_{DS} = 10\text{ V}$; $V_{BS} = 0$; typical values. $T_j = 25\text{ }^{\circ}\text{C}$.Fig.6 $V_{DS} = V_{GS} = V_{GS(th)}$. $T_j = 25\text{ }^{\circ}\text{C}$.Fig.7 $V_{SB} = 0$; typical values.

N-channel silicon junction FETs

J108; J109; J110

FEATURES

- High speed switching
- Interchangeability of drain and source connections
- Low R_{DSon} at zero gate voltage ($<8\ \Omega$ for J108).

APPLICATIONS


- Analog switches
- Choppers and commutators.

DESCRIPTION

N-channel symmetrical silicon junction field-effect transistors in a TO-92 package.

PINNING - TO-92

PIN	SYMBOL	DESCRIPTION
1	g	gate
2	s	source
3	d	drain



CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		—	± 25	V
V_{GSoff}	gate-source cut-off voltage	$I_D = 1\ \mu A; V_{DS} = 5\ V$	—3 —2 —0.5	—10 —6 —4	V V V
I_{DSS}	drain current	$V_{GS} = 0; V_{DS} = 5\ V$	80 40 10	— — —	mA mA mA
P_{tot}	total power dissipation	up to $T_{amb} = 50\ ^\circ C$	—	400	mW

N-channel silicon junction FETs

J108; J109; J110

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	± 25	V
V_{GSO}	gate-source voltage	open drain	–	–25	V
V_{GDO}	gate-drain voltage	open source	–	–25	V
I_G	forward gate current (DC)		–	50	mA
P_{tot}	total power dissipation	up to $T_{amb} = 50\text{ }^{\circ}\text{C}$	–	400	mW
T_{stg}	storage temperature		–65	150	$^{\circ}\text{C}$
T_j	operating junction temperature		–	150	$^{\circ}\text{C}$

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient	250	K/W

STATIC CHARACTERISTICS

 $T_j = 25\text{ }^{\circ}\text{C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)GSS}$	gate-source breakdown voltage	$I_G = -1\text{ }\mu\text{A}$; $V_{DS} = 0$	–	–	–25	V
V_{GSoff}	gate-source cut-off voltage	$I_D = 1\text{ }\mu\text{A}$; $V_{DS} = 5\text{ V}$				V
	J108		–3	–	–10	V
	J109		–2	–	–6	V
	J110		–0.5	–	–4	V
I_{DSS}	drain current	$V_{GS} = 0$; $V_{DS} = 15\text{ V}$				
	J108		80	–	–	mA
	J109		40	–	–	mA
	J110		10	–	–	mA
I_{GSS}	gate leakage current	$V_{GS} = -15\text{ V}$; $V_{DS} = 0$	–	–	–3	nA
I_{DSX}	drain-source cut-off current	$V_{GS} = -10\text{ V}$; $V_{DS} = 5\text{ V}$	–	–	3	nA
R_{DSon}	drain-source on-state resistance	$V_{GS} = 0$; $V_{DS} = 100\text{ mV}$				
	J108		–	–	8	Ω
	J109		–	–	12	Ω
	J110		–	–	18	Ω

N-channel silicon junction FETs

J108; J109; J110

DYNAMIC CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
C_{is}	input capacitance	$V_{DS} = 0$; $V_{GS} = -10\text{ V}$; $f = 1\text{ MHz}$	15	30	pF
		$V_{DS} = 0$; $V_{GS} = 0$; $f = 1\text{ MHz}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$	50	85	pF
C_{rs}	reverse transfer capacitance	$V_{DS} = 0$; $V_{GS} = -10\text{ V}$; $f = 1\text{ MHz}$	8	15	pF
Switching times; see Fig.2					
t_d	delay time	note 1	2	–	ns
t_{on}	turn-on time		4	–	ns
t_s	storage time		4	–	ns
t_{off}	turn-off time		6	–	ns

Note


1. Test conditions for switching times are as follows:

$V_{DD} = 1.5\text{ V}$; $V_{GS} = 0$ to V_{GSoff} (all types)

$V_{GSoff} = -12\text{ V}$; $R_L = 100\text{ }\Omega$ (J108)

$V_{GSoff} = -7\text{ V}$; $R_L = 100\text{ }\Omega$ (J109)

$V_{GSoff} = -5\text{ V}$; $R_L = 100\text{ }\Omega$ (J110).



N-channel silicon junction FETs

J108; J109; J110




Fig.3 Input and output waveforms.

N-channel silicon field-effect transistors

J111; J112; J113

DESCRIPTION

Symmetrical silicon n-channel junction FETs in plastic TO-92 envelopes. They are intended for applications such as analog switches, choppers, commutators etc.

FEATURES

- High speed switching
- Interchangeability of drain and source connections
- Low $R_{DS\ on}$ at zero gate voltage

PINNING

- 1 = gate
2 = source
3 = drain

Note: Drain and source are interchangeable.




Fig.1 Simplified outline and symbol, TO-92.

QUICK REFERENCE DATA

			J111	J112	J113	
Drain-source voltage	$\pm V_{DS}$	max.	40	40	40	V
Drain current						
$V_{DS} = 15\text{ V}; V_{GS} = 0$	I_{DSS}	min.	20	5	2	mA
Total power dissipation						
up to $T_{amb} = 50\text{ }^{\circ}\text{C}$	P_{tot}	max.	400	400	400	mW
Gate-source cut-off voltage						
$V_{DS} = 5\text{ V}; I_D = 1\text{ }\mu\text{A}$	$-V_{GS\ off}$	min.	3	1	0.5	V
		max.	10	5	3	V
Drain-source on-state resistance						
$V_{DS} = 0.1\text{ V}; V_{GS} = 0$	$R_{DS\ on}$	max.	30	50	100	Ω

N-channel silicon field-effect transistors

J111; J112; J113

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	40 V
Gate-source voltage	$-V_{GSO}$	max.	40 V
Gate-drain voltage	$-V_{GDO}$	max.	40 V
Gate forward current (DC)	I_G	max.	50 mA
Total power dissipation up to $T_{amb} = 50\text{ }^{\circ}\text{C}$	P_{tot}	max.	400 mW
Storage temperature range	T_{stg}		-65 to + 150 $^{\circ}\text{C}$
Junction temperature	T_j	max.	150 $^{\circ}\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air	$R_{th\ j-a}$	=	250 K/W
--------------------------------------	---------------	---	---------

STATIC CHARACTERISTICS

 $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

			J111	J112	J113
Gate reverse current $-V_{GS} = 15\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max.	1	1	1 nA
Drain cut-off current $V_{DS} = 5\text{ V}; -V_{GS} = 10\text{ V}$	$-I_{DSX}$	max.	1	1	1 nA
Drain saturation current $V_{DS} = 15\text{ V}; V_{GS} = 0$	I_{DSS}	min.	20	5	2 mA
Gate-source breakdown voltage $-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	min.	40	40	40 V
Gate-source cut-off voltage $V_{DS} = 5\text{ V}; I_D = 1\text{ }\mu\text{A}$	$-V_{GS\ off}$	min. max.	3 10	1 5	0.5 3 V
Drain-source on-state resistance $V_{DS} = 0.1\text{ V}; V_{GS} = 0$	R_{DSon}	max.	30	50	100 Ω

N-channel silicon field-effect transistors

J111; J112; J113

DYNAMIC CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

Input capacitance

$V_{DS} = 0; -V_{GS} = 10\text{ V}; f = 1\text{ MHz}$

$V_{DS} = -V_{GS} = 0; f = 1\text{ MHz}$

Feedback capacitance

$V_{DS} = 0; -V_{GS} = 10\text{ V}; f = 1\text{ MHz}$

Switching times

test conditions

$V_{DD} = 10\text{ V}; V_{GS} = 0\text{ to }V_{GS\text{off}}$

$-V_{GS\text{off}} = 12\text{ V}; R_L = 750\text{ }\Omega\text{ for J111}$

$-V_{GS\text{off}} = 7\text{ V}; R_L = 1550\text{ }\Omega\text{ for J112}$

$-V_{GS\text{off}} = 5\text{ V}; R_L = 3150\text{ }\Omega\text{ for J113}$

Rise time

Turn-on time

Fall time

Turn-off time

C_{is}	typ.	6 pF
C_{is}	typ.	22 pF
	max.	28 pF

C_{rs}	typ.	3 pF
----------	------	------

t_r	typ.	6 ns
t_{on}	typ.	13 ns
t_f	typ.	15 ns
t_{off}	typ.	35 ns




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.

P-channel silicon field-effect transistors

**J174; J175;
J176; J177**

DESCRIPTION

Silicon symmetrical p-channel junction FETs in a plastic TO-92 envelope and intended for application with analog switches, choppers, commutators etc.

A special feature is the interchangeability of the drain and source connections.

PINNING

- 1 = source
- 2 = gate
- 3 = drain

Note: Drain and source are interchangeable.




Fig.1 Simplified outline and symbol, TO-92.

QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30	V			
Gate-source voltage	V_{GSO}	max.	30	V			
Gate current	$-I_G$	max.	50	mA			
Total power dissipation up to $T_{amb} = 50\text{ }^{\circ}\text{C}$	P_{tot}	max.	400	mW			
			J174	J175	J176	J177	
Drain current							
$-V_{DS} = 15\text{ V}; V_{GS} = 0$	$-I_{DSS}$	min.	20	7	2	1.5	mA
		max.	135	70	35	20	mA
Drain-source ON-resistance							
$-V_{DS} = 0.1\text{ V}; V_{GS} = 0$	$R_{DS\ on}$	max.	85	125	250	300	Ω

P-channel silicon field-effect transistors

J174; J175;
J176; J177

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Gate-source voltage	V_{GSO}	max.	30	V
Gate-drain voltage	V_{GDO}	max.	30	V
Gate current (DC)	$-I_G$	max.	50	mA
Total power dissipation up to $T_{amb} = 50^\circ\text{C}$	P_{tot}	max.	400	mW
Storage temperature range	T_{stg}		-65 to +150	$^\circ\text{C}$
Junction temperature	T_j	max.	150	$^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air	$R_{th\ j-a}$	=	250	K/W
--------------------------------------	---------------	---	-----	-----

STATIC CHARACTERISTICS

 $T_j = 25^\circ\text{C}$ unless otherwise specified

Gate cut-off current

 $V_{GS} = 20\text{ V}; V_{DS} = 0$

		J174	J175	J176	J177
I_{GSS}	max.	1	1	1	1 nA
Drain cut-off current					
$-V_{DS} = 15\text{ V}; V_{GS} = 10\text{ V}$					
$-I_{DSX}$	max.	1	1	1	1 nA
Drain current					
$-V_{DS} = 15\text{ V}; V_{GS} = 10\text{ V}$					
$-I_{DSS}$	min.	20	7	2	1.5 mA
	max.	135	70	35	20 mA
Gate-source breakdown voltage					
$I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$					
$V_{(BR)GSS}$	min.	30	30	30	30 V
Gate-source cut-off voltage					
$-I_D = 10\text{ nA}; V_{DS} = -15\text{ V}$					
$V_{GS\ off}$	min.	5	3	1	0.8 V
	max.	10	6	4	2.25 V
Drain-source ON-resistance					
$-V_{DS} = 0.1\text{ V}; V_{GS} = 0$					
R_{DSon}	max.	85	125	250	300 Ω

P-channel silicon field-effect transistors

J174; J175;
J176; J177

DYNAMIC CHARACTERISTICS

 $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specifiedInput capacitance, $f = 1\text{ MHz}$

$$V_{GS} = 10\text{ V}; V_{DS} = 0\text{ V}$$

$$V_{GS} = V_{DS} = 0$$

Feedback capacitance, $f = 1\text{ MHz}$

$$V_{GS} = 10\text{ V}; V_{DS} = 0\text{ V}$$

Switching times (see Fig.2 + 3)

Delay time

Rise time

Turn-on time

Storage time

Fall time

Turn-off time

Test conditions:

C _{is}	typ.	8			pF
C _{is}	typ.	30			pF
C _{rs}	typ.	4			pF
		J174	J175	J176	J177
t _d	typ.	2	5	15	20 ns
t _r	typ.	5	10	20	25 ns
t _{on}	typ.	7	15	35	45 ns
t _s	typ.	5	10	15	20 ns
t _f	typ.	10	20	20	25 ns
t _{off}	typ.	15	30	35	45 ns
−V _{DD}		10	6	6	6 V
V _{GS off}		12	8	6	3 V
R _L		560	1200	2000	2900 Ω
V _{GS on}		0	0	0	0 V





Fig.2 Switching times test circuit.

Fig.3 Input and output waveforms;
 $t_d + t_r = t_{on}$; $t_s + t_f = t_{off}$.

N-channel field-effect transistors

J210; J211; J212

FEATURES

- High speed switching
- Interchangeability of drain and source connections
- High impedance.

APPLICATIONS


- Analog switches
- Choppers, multiplexers and commutators
- Audio amplifiers.

DESCRIPTION

N-channel symmetrical junction field-effect transistor in a TO-92 (SOT54) package.

PINNING - TO-92 (SOT54)

PIN	SYMBOL	DESCRIPTION
1	g	gate
2	s	source
3	d	drain



Marking codes:

J210: J210.

J211: J211.

J212: J212.

Fig.1 Simplified outline and symbol.

CAUTION

This product is supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport and handling. For further information, refer to Philips specs.: SNW-EQ-608, SNW-FQ-302A and SNW-FQ-302B.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		—	± 25	V
V_{GSoff}	gate-source cut-off voltage	$I_D = 1 \text{ nA}; V_{DS} = 15 \text{ V}$	—	—	V
	J210		—1	—3	V
	J211		—2.5	—4.5	V
	J212		—4	—6	V
I_{DSS}	drain current	$V_{GS} = 0; V_{DS} = 15 \text{ V}$	—	—	mA
	J210		2	15	mA
	J211		7	20	mA
	J212		15	40	mA
P_{tot}	total power dissipation	$T_{amb} \leq 50 \text{ }^\circ\text{C}$	—	400	mW
$ y_{fs} $	common-source transfer admittance	$V_{GS} = 0; V_{DS} = 15 \text{ V}$	—	—	mS
	J210		4	12	mS
	J211		6	12	mS
	J212		7	12	mS

N-channel field-effect transistors

J210; J211; J212

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	± 25	V
V_{GSO}	gate-source voltage	open drain	–	–25	V
V_{DGO}	drain-gate voltage	open source	–	–25	V
I_G	forward gate current (DC)		–	10	mA
P_{tot}	total power dissipation	$T_{amb} \leq 50\text{ }^{\circ}\text{C}$; note 1; see Fig.13	–	400	mW
T_{stg}	storage temperature		–65	150	$^{\circ}\text{C}$
T_j	operating junction temperature		–	150	$^{\circ}\text{C}$

Note

1. Device mounted on a printed-circuit board, maximum lead length 4 mm; mounting pad for the drain lead 10 mm².

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient; note 1	250	K/W

Note

1. Device mounted on a printed-circuit board, maximum lead length 4 mm; mounting pad for the drain lead 10 mm².

N-channel field-effect transistors

J210; J211; J212

STATIC CHARACTERISTICS

 $T_j = 25\text{ }^{\circ}\text{C}$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)GSS}$	gate-source breakdown voltage	$I_G = -1\text{ }\mu\text{A}$; $V_{DS} = 0$	–	–25	V
V_{GSoff}	gate-source cut-off voltage	$I_D = 1\text{ nA}$; $V_{DS} = 15\text{ V}$			
	J210		–1	–3	V
	J211		–2.5	–4.5	V
	J212		–4	–6	V
V_{GSS}	gate-source forward voltage	$I_G = 0$; $V_{DS} = 0$	–	1	V
I_{DSS}	drain current	$V_{GS} = 0$; $V_{DS} = 15\text{ V}$			
	J10		2	15	mA
	J11		7	20	mA
	J12		15	40	mA
I_{GSS}	reverse gate leakage current	$V_{GS} = -15\text{ V}$; $V_{DS} = 0$	–	–100	pA
$ y_{fs} $	common-source transfer admittance	$V_{GS} = 0$; $V_{DS} = 15\text{ V}$			
	J210		4	12	mS
	J211		6	12	mS
	J212		7	12	mS
$ y_{os} $	common source output admittance	$V_{GS} = 0$; $V_{DS} = 15\text{ V}$			
	J210		–	150	μS
	J211		–	200	μS
	J212		–	200	μS


DYNAMIC CHARACTERISTICS

 $T_{amb} = 25\text{ }^{\circ}\text{C}$.

SYMBOL	PARAMETER	CONDITIONS	TYP.	UNIT
C_{is}	input capacitance	$V_{DS} = 15\text{ V}$; $V_{GS} = -10\text{ V}$; $f = 1\text{ MHz}$	2	pF
		$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 1\text{ MHz}$	4	pF
C_{os}	output capacitance	$V_{DS} = 15\text{ V}$; $V_{GS} = -10\text{ V}$; $f = 1\text{ MHz}$	0.8	pF
		$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 1\text{ MHz}$	2	pF
C_{rs}	feedback capacitance	$V_{DS} = 15\text{ V}$; $V_{GS} = -10\text{ V}$; $f = 1\text{ MHz}$	0.8	pF
		$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 1\text{ MHz}$	0.9	pF
g_{is}	common source input conductance	$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 100\text{ MHz}$	70	μS
		$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 450\text{ MHz}$	1.1	mS
g_{rs}	common source transfer conductance	$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 100\text{ MHz}$	7.5	mS
		$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 450\text{ MHz}$	7.5	mS
g_{fs}	common source feedback conductance	$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 100\text{ MHz}$	–8	μS
		$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 450\text{ MHz}$	–90	μS
g_{os}	common source output conductance	$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 100\text{ MHz}$	95	μS
		$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 450\text{ MHz}$	200	μS
V_n	equivalent input noise voltage	$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 1\text{ kHz}$	5	nV/ $\sqrt{\text{Hz}}$


N-channel field-effect transistors

J210; J211; J212




$V_{DS} = 15 \text{ V}$; $T_J = 25^\circ\text{C}$.

Fig.2 Drain current as a function of gate-source cut-off voltage; typical values.




$V_{DS} = 15 \text{ V}$; $T_J = 25^\circ\text{C}$.

Fig.3 Common-source transfer admittance as a function of gate-source cut-off voltage; typical values.



$V_{DS} = 15 \text{ V}$; $T_{amb} = 25^\circ\text{C}$.

Fig.4 Common-source output conductance as a function of gate-source cut-off voltage; typical values.



J210.

$T_J = 25^\circ\text{C}$.

Fig.5 Output characteristics; typical values.

N-channel field-effect transistors

J210; J211; J212


**J210.** $V_{DS} = 10 \text{ V}; T_J = 25^\circ\text{C}.$

Fig.6 Input characteristics; typical values.


**J211.** $T_J = 25^\circ\text{C}.$

Fig.7 Output characteristics; typical values.


**J211.** $V_{DS} = 10 \text{ V}; T_J = 25^\circ\text{C}.$

Fig.8 Input characteristics; typical values.



**J212.** $T_J = 25^\circ\text{C}.$

Fig.9 Output characteristics; typical values.

N-channel field-effect transistors

J210; J211; J212



J212.

 $V_{DS} = 10$ V; $T_J = 25$ °C.

Fig.10 Input characteristics; typical values.


 $V_{DS} = 15$ V; $f = 1$ MHz; $T_{amb} = 25$ °C.

Fig.11 Feedback capacitance as a function of gate-source voltage; typical values.


 $V_{DS} = 15$ V; $f = 1$ MHz; $T_{amb} = 25$ °C.

Fig.12 Input capacitance as a function of gate-source voltage; typical values.





Fig.13 Power derating curve.


N-channel field-effect transistors

J210; J211; J212



$V_{DS} = 15 \text{ V}$; $T_j = 25^\circ\text{C}$.

Fig.14 Drain current as a function of gate-source voltage; typical values.




$T_j = 25^\circ\text{C}$.

Fig.15 Gate current as a function of drain-gate voltage; typical values.


N-channel field-effect transistors

J210; J211; J212




$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.16 Common source input admittance as a function of frequency; typical values.




$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.17 Common source transfer admittance as a function of frequency; typical values.



$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.18 Common source reverse admittance as a function of frequency; typical values.



$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.19 Common source output admittance as a function of frequency; typical values.

N-channel FETs

PMBF4391; PMBF4392; PMBF4393

DESCRIPTION

Symmetrical silicon n-channel depletion type junction field-effect transistors on a plastic microminiature envelope intended for application in thick and thin-film circuits. The transistors are intended for low-power chopper or switching applications in industry.

PINNING

- 1 = drain
- 2 = source
- 3 = gate

Note

1. Drain and source are interchangeable.

Marking code

- PMBF4391 = p6J
- PMBF4392 = p6K
- PMBF4393 = p6G

QUICK REFERENCE DATA

			PMBF4391	PMBF4392	PMBF4393
Drain-source voltage	$\pm V_{DS}$	max.	40	40	40 V
Drain current					
$V_{DS} = 20 \text{ V}; V_{GS} = 0$	I_{DSS}	>	50	25	5 mA
Gate-source cut-off voltage					
$V_{DS} = 20 \text{ V}; I_D = 1 \text{ nA}$	$-V_{(P)GS}$	>	4	2	0.5 V
		<	10	5	3 V
Drain-source resistance (on) at $f = 1 \text{ kHz}$					
$I_D = 0; V_{GS} = 0$	$R_{ds \text{ on}}$	<	30	60	100 Ω
Feedback capacitance at $f = 1 \text{ MHz}$					
$-V_{GS} = 12 \text{ V}; V_{DS} = 0$	C_{rs}	<	3.5	3.5	3.5 pF
Turn-off time					
$V_{DD} = 10 \text{ V}; V_{GS} = 0$					
$I_D = 12 \text{ mA}; -V_{GSM} = 12 \text{ V}$	t_{off}	<	20	—	— ns
$I_D = 6 \text{ mA}; -V_{GSM} = 7 \text{ V}$	t_{off}	<	—	35	— ns
$I_D = 3 \text{ mA}; -V_{GSM} = 5 \text{ V}$	t_{off}	<	—	—	50 ns




Fig.1 Simplified outline and symbol, SOT23.

N-channel FETs

PMBF4391; PMBF4392;
PMBF4393

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	40 V
Drain-gate voltage	V_{DGO}	max.	40 V
Gate-source voltage	$-V_{GSO}$	max.	40 V
Gate current (DC)	I_G	max.	50 mA
Total power dissipation up to $T_{amb} = 40\text{ }^{\circ}\text{C}$ ⁽¹⁾	P_{tot}	max.	250 mW
Storage temperature range	T_{stg}	-65 to + 150	$^{\circ}\text{C}$
Junction temperature	T_J	max.	150 $^{\circ}\text{C}$

THERMAL RESISTANCE

From junction to ambient⁽¹⁾

$$R_{th\ j-a} = 430\text{ K/W}$$

CHARACTERISTICS

 $T_J = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

Gate-source voltage

$$I_G = 1\text{ mA}; V_{DS} = 0$$

$$V_{GSon} < 1\text{ V}$$

Gate-source cut-off current

$$V_{DS} = 0\text{ V}; -V_{GS} = 20\text{ V}$$

$$-I_{GSS} < 0.1\text{ nA}$$

$$V_{DS} = 0\text{ V}; -V_{GS} = 20\text{ V}; T_{amb} = 150\text{ }^{\circ}\text{C}$$

$$-I_{GSS} < 0.2\text{ }\mu\text{A}$$

		PMBF4391	PMBF4392	PMBF4393
Drain current $V_{DS} = 20\text{ V}; V_{GS} = 0$	I_{DSS}	> 50 < 150	25 75	5 mA 30 mA
Gate-source breakdown voltage $-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	> 40	40	40 V
Gate-source cut-off voltage $I_D = 1\text{ nA}; V_{DS} = 20\text{ V}$	$-V_{(P)GS}$	> 4 < 10	2 5	0.5 V 3 V
Drain-source voltage (on) $I_D = 12\text{ mA}; V_{GS} = 0$ $I_D = 6\text{ mA}; V_{GS} = 0$ $I_D = 3\text{ mA}; V_{GS} = 0$	V_{DSon}	< 0.4	—	— V
	V_{DSon}	< —	0.4	— V
	V_{DSon}	< —	—	0.4 V
Drain-source resistance (on) $I_D = 0; V_{GS} = 0; f = 1\text{ kHz}; T_{amb} = 25\text{ }^{\circ}\text{C}$	$r_{ds\ on}$	< 30	—	100 Ω
Drain cut-off current $-V_{GS} = 12\text{ V}$ $-V_{GS} = 7\text{ V}$ $-V_{GS} = 5\text{ V}$ $-V_{GS} = 12\text{ V}$ $-V_{GS} = 7\text{ V}$ $-V_{GS} = 5\text{ V}$ $V_{DS} = 20\text{ V}; T_{amb} = 150\text{ }^{\circ}\text{C}$	I_{DSX}	< 0.1	—	— nA
	I_{DSX}	< —	0.1	— nA
	I_{DSX}	< —	—	0.1 nA
	I_{DSX}	< 0.2	—	— μA
	I_{DSX}	< —	0.2	— μA
	I_{DSX}	< —	—	0.2 μA

N-channel FETs

PMBF4391; PMBF4392; PMBF4393

y-parameters (common source)

$V_{DS} = 20 \text{ V}$; $V_{GS} = 0$; $f = 1 \text{ MHz}$; $T_{amb} = 25 \text{ }^{\circ}\text{C}$

Input capacitance

	PMBF4391	PMBF4392	PMBF4393
C_{is}	< 14	14	14 pF

Feedback capacitance

$-V_{GS} = 12 \text{ V}$; $V_{DS} = 0$

C_{rs} < 3.5 – pF

$-V_{GS} = 7 \text{ V}$; $V_{DS} = 0$

C_{rs} < – 3.5 – pF

$-V_{GS} = 5 \text{ V}$; $V_{DS} = 0$

C_{rs} < – 3.5 pF

Switching times

$V_{DD} = 10 \text{ V}$; $V_{DS} = 0$

Conditions I_D and $-V_{GSoff}$

$I_D = 12$ 6 3 mA

$-V_{GSoff} = 12$ 7 5 V

$R_L = 750$ 1550 3150 Ω

Rise time t_r < 5 5 5 ns

Turn on time t_{on} < 15 15 15 ns

Fall time t_f < 15 20 30 ns

Turn off time t_{off} < 20 35 50 ns

Note

1. Mounted on a ceramic substrate of 8 mm $\times$ 10 mm $\times$ 0,7 mm.




Fig.2 Switching times waveforms.

N-channel FETs


PMBF4391; PMBF4392;
PMBF4393

Fig.3 Test circuit.

Pulse generator:

$$t_r < 0.5 \text{ ns}$$

$$t_f < 0.5 \text{ ns}$$

$$t_p = 100 \text{ } \mu\text{s}$$

$$\delta = 0.01$$

Oscilloscope:

$$R_i = 50 \text{ } \Omega$$




Fig.4 Power derating curve.

N-channel field-effect transistor

PMBF4416; PMBF4416A

FEATURES


- Low noise
- Interchangeability of drain and source connections
- High gain.

DESCRIPTION

N-channel symmetrical silicon junction FETs in a surface-mountable SOT23 envelope. These devices are intended for use in VHF/UHF amplifiers, oscillators and mixers.

PINNING - SOT23

PIN	DESCRIPTION
1	source
2	drain
3	gate



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		—	30	V
	PMBF4416		—	35	V
	PMBF4416A				
I_{DSS}	drain-source current	$V_{DS} = 15\text{ V};$ $V_{GS} = 0$	5	15	mA
P_{tot}	total power dissipation	up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	—	250	mW
$V_{GS(off)}$	gate-source cut-off voltage	$V_{DS} = 15\text{ V};$ $I_D = 1\text{ nA}$	—	—6	V
	PMBF4416		—	—6	V
	PMBF4416A		—2.5	—6	V
$ Y_{fs} $	common-source transfer admittance	$V_{DS} = 15\text{ V};$ $V_{GS} = 0; f = 1\text{ kHz}$	4.5	7.5	mS

N-channel field-effect transistor

PMBF4416; PMBF4416A

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage				
	PMBF4416		–	30	V
	PMBF4416A		–	35	V
V_{GSO}	gate-source voltage				
	PMBF4416		–	–30	V
	PMBF4416A		–	–35	V
V_{GDO}	gate-drain voltage				
	PMBF4416		–	–30	V
	PMBF4416A		–	–35	V
I_G	DC forward gate current		–	10	mA
P_{tot}	total power dissipation	up to $T_{amb} = 25\text{ °C}$ (note 1)	–	250	mW
T_{stg}	storage temperature		–65	+150	°C
T_j	junction temperature		–	150	°C

THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient (note 1)	500 K/W

Note

1. Mounted on an FR4 printed-circuit board.

STATIC CHARACTERISTICS

$T_j = 25\text{ °C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)GSS}$	gate-source breakdown voltage	$V_{DS} = 0$; $I_G = -1\text{ }\mu\text{A}$			
	PMBF4416		–30	–	V
	PMBF4416A		–35	–	V
I_{GSS}	reverse gate leakage current	$V_{DS} = 0$; $V_{GS} = -15\text{ V}$	–	1	nA
I_{DSS}	drain current	$V_{DS} = 15\text{ V}$; $V_{GS} = 0$	5	15	mA
V_{GSS}	gate-source forward voltage	$V_{DS} = 0$; $I_G = 1\text{ mA}$	–	1	V
$V_{GS(off)}$	gate-source cut-off voltage	$V_{DS} = 15\text{ V}$; $I_D = 1\text{ nA}$			
	PMBF4416		–	–6	V
	PMBF4416A		–2.5	–6	V
$ Y_{fs} $	common source transfer admittance	$V_{DS} = 15\text{ V}$; $V_{GS} = 0$	4.5	7.5	mS
$ Y_{os} $	common source output admittance	$V_{DS} = 15\text{ V}$; $V_{GS} = 0$			
	PMBF4416		–	50	μS
	PMBF4416A		–	50	μS

N-channel field-effect transistor

PMBF4416; PMBF4416A

DYNAMIC CHARACTERISTICS

T_j = 25 °C; V_{DS} = 15 V; V_{GS} = 0.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C _{is}	input capacitance	f = 1 MHz	—	—	4	pF
C _{os}	output capacitance	f = 1 MHz	—	—	2	pF
C _{rs}	feedback capacitance	f = 1 MHz	—	—	0.8	pF
g _{is}	common source input conductance	f = 100 MHz	—	—	100	μS
		f = 400 MHz	—	—	1	mS
g _{fs}	common source transfer conductance	f = 100 MHz	—	5.2	—	mS
		f = 400 MHz	4	5	—	mS
g _{rs}	common source feedback conductance	f = 100 MHz	—	−8	—	μS
		f = 400 MHz	—	−100	—	μS
g _{os}	common source output conductance	f = 100 MHz	—	—	75	μS
		f = 400 MHz	—	—	100	μS
V _n	equivalent input noise voltage	f = 100 Hz	—	5	—	nV/√Hz




Fig.2 Drain current as a function of gate-source cut-off voltage; typical values.





Fig.3 Common source transfer admittance as a function of gate-source cut-off voltage; typical values.


N-channel field-effect transistor

PMBF4416; PMBF4416A




$V_{DS} = 15\text{ V}$; $T_J = 25\text{ }^{\circ}\text{C}$.

Fig.4 Common source output conductance as a function of gate-source cut-off voltage; typical values.




$T_J = 25\text{ }^{\circ}\text{C}$.

Fig.5 Typical output characteristics.



$V_{DS} = 15\text{ V}$; $T_J = 25\text{ }^{\circ}\text{C}$.

Fig.6 Typical input characteristics.




$V_{DS} = 15\text{ V}$; $T_J = 25\text{ }^{\circ}\text{C}$.

Fig.7 Typical feedback capacitance.

N-channel field-effect transistor

PMBF4416; PMBF4416A



$V_{DS} = 15$ V; $T_J = 25$ °C.

Fig.8 Typical input capacitance.




Fig.9 Gate current as a function of drain-gate voltage, typical values.





Fig.10 Power derating curve.




$V_{DS} = 15$ V; $V_{GS} = 0$; $T_{amb} = 25$ °C.

Fig.11 Common source input conductance; typical values.


N-channel field-effect transistor

PMBF4416; PMBF4416A




$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.12 Common source transfer conductance; typical values.



$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.13 Common source feedback conductance; typical values.



$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.14 Common source output conductance; typical values.

SPICE parameters for PMBF4416

September 1992; version 1.0.

1	VTO = -3.553	V
2	BETA = 792.6	$\mu\text{A}/\text{V}^2$
3	LAMBDA = 18.46	m/V
4	RD = 7.671	Ω
5	RS = 7.671	Ω
6	IS = 333.4	aA
7	CGSO = 2.920	pF
8	CGDO = 2.261	pF
9	PB = 1.090	V
10 (note 1)	FC = 500.0	m

Note

1. Parameter not extracted; default value.

N-channel field-effect transistors

PMBF5484;
PMBF5485; PMBF5486

FEATURES

- Low noise
- Interchangeability of drain and source connections
- High gain.

DESCRIPTION


N-channel, symmetrical, silicon junction FETs in a surface-mountable SOT23 envelope. Intended for use in VHF/UHF amplifiers, oscillators and mixers.

PINNING - SOT23

PIN	DESCRIPTION
1	source
2	drain
3	gate

MARKING CODES:

PMBF5484: p6B
PMBF5485: p6M
PMBF5486: p6H



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	25	V
I_{DSS}	drain current PMBF5484 PMBF5485 PMBF5486	$V_{DS} = 15\text{ V}; V_{GS} = 0$	1 4 8	5 10 20	mA mA mA
P_{tot}	total power dissipation	up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	–	250	mW
$V_{GS(off)}$	gate-source cut-off voltage PMBF5484 PMBF5485 PMBF5486	$V_{DS} = 15\text{ V}; I_D = 1\text{ nA}$	–0.3 –0.5 –2	–3 –4 –6	V V V
$ Y_{fs} $	common source transfer admittance PMBF5484 PMBF5485 PMBF5486	$V_{DS} = 15\text{ V}; V_{GS} = 0; f = 1\text{ kHz}$	3 3.5 4	6 7 8	mS mS mS

N-channel field-effect transistors

PMBF5484; PMBF5485;
PMBF5486

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	25	V
V_{GSO}	gate-source voltage		–	–25	V
V_{GDO}	gate-drain voltage		–	–25	V
I_G	DC forward gate current		–	10	mA
P_{tot}	total power dissipation	up to $T_{amb} = 25\text{ °C}$ (note 1)	–	250	mW
T_{stg}	storage temperature		–65	+150	°C
T_j	junction temperature		–	150	°C

THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient (note 1)	500 K/W

Note

- Device mounted on an FR4 printed-circuit board.

STATIC CHARACTERISTICS

 $T_j = 25\text{ °C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)GSS}$	gate-source breakdown voltage	$V_{DS} = 0$; $I_G = -1\text{ }\mu\text{A}$	–25	–	V
I_{DSS}	drain current PMBF5484 PMBF5485 PMBF5486	$V_{DS} = 15\text{ V}$; $V_{GS} = 0$	1 4 8	5 10 20	mA mA mA
I_{GSS}	reverse gate leakage current	$V_{DS} = 0$; $V_{GS} = -15\text{ V}$	–	–1	nA
V_{GSS}	gate-source forward voltage	$V_{DS} = 0$; $I_G = 1\text{ mA}$	–	1	V
$V_{GS(off)}$	gate-source cut-off voltage PMBF5484 PMBF5485 PMBF5486	$V_{DS} = 15\text{ V}$; $I_D = 1\text{ nA}$	–0.3 –0.5 –2	–3 –4 –6	V V V
$ Y_{fs} $	common source transfer admittance PMBF5484 PMBF5485 PMBF5486	$V_{DS} = 15\text{ V}$; $V_{GS} = 0$	3 3.5 4	6 7 8	mS mS mS
$ Y_{os} $	common source output admittance PMBF5484 PMBF5485 PMBF5486	$V_{DS} = 15\text{ V}$; $V_{GS} = 0$	– – –	50 60 75	μS μS μS

N-channel field-effect transistors

PMBF5484; PMBF5485;
PMBF5486

DYNAMIC CHARACTERISTICS

 $T_j = 25\text{ }^{\circ}\text{C}$; $V_{DS} = 15\text{ V}$; $V_{GS} = 0$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{is}	input capacitance	$f = 1\text{ MHz}$	—	—	5	pF
C_{os}	output capacitance	$f = 1\text{ MHz}$	—	—	2	pF
C_{rs}	feedback capacitance	$f = 1\text{ MHz}$	—	—	1	pF
g_{is}	common source input conductance					
	PMBF5484	$f = 100\text{ MHz}$	100	—	—	μS
	PMBF5485; PMBF5486	$f = 400\text{ MHz}$	—	—	1	mS
g_{fs}	common source transfer conductance					
	PMBF5484	$f = 100\text{ MHz}$	2.5	—	—	mS
	PMBF5485	$f = 400\text{ MHz}$	3	—	1	mS
	PMBF5486	$f = 400\text{ MHz}$	3.5	—	1	mS
g_{os}	common source output conductance					
	PMBF5484	$f = 100\text{ MHz}$	—	—	75	μS
	PMBF5485; PMBF5486	$f = 400\text{ MHz}$	—	—	100	μS
V_n	equivalent input noise voltage	$f = 100\text{ Hz}$	—	5	—	nV/ $\sqrt{\text{Hz}}$


 $V_{DS} = 15\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$; typical values.

Fig.2 Drain current as a function of gate-source cut-off voltage.



 $V_{DS} = 15\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$; typical values.


Fig.3 Common source transfer admittance as a function of gate-source cut-off voltage.

N-channel field-effect transistors

PMBF5484; PMBF5485;
PMBF5486

$V_{DS} = 15 V$; $T_j = 25^\circ C$; typical values.


Fig.4 Common source output conductance as a function of gate-source cut-off voltage.



PMBF5484

$T_j = 25^\circ C$.


Fig.5 Typical output characteristics.



PMBF5485

$T_j = 25^\circ C$.

Fig.6 Typical output characteristics.




PMBF5486

$T_j = 25^\circ C$.


Fig.7 Typical output characteristics.

N-channel field-effect transistors

PMBF5484; PMBF5485;
PMBF5486

$V_{DS} = 15$ V; $T_J = 25$ °C.

Fig.8 Typical input characteristics.



$T_J = 25$ °C.

Fig.9 Gate current as a function of drain-gate voltage, typical values.





Fig.10 Power derating curve.



$V_{DS} = 15$ V; $T_J = 25$ °C.

Fig.11 Typical feedback capacitance.

N-channel field-effect transistors


PMBF5484; PMBF5485;
PMBF5486 $V_{DS} = 15\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$.

Fig.12 Typical input capacitance.


 $V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; typical values.

Fig.13 Common source input conductance.


 $V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; typical values.

Fig.14 Common source transfer conductance.



 $V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; typical values.

Fig.15 Common source feedback conductance.

N-channel field-effect transistors

PMBF5484; PMBF5485;
PMBF5486

$V_{DS} = 15$ V; $V_{GS} = 0$; $T_{amb} = 25$ °C; typical values.

Fig.16 Common source output conductance.

N-channel junction FETs

**PMBFJ108;
PMBFJ109; PMBFJ110**

FEATURES

- High-speed switching
- Interchangeability of drain and source connections
- Low $R_{DS(on)}$ at zero gate voltage ($< 8 \Omega$ for PMBFJ108).

DESCRIPTION


Symmetrical N-channel junction FETs in a SOT23 envelope. Intended for use in applications such as analog switches, choppers and commutators and in audio amplifiers.

PINNING - SOT23

PIN	DESCRIPTION
1	drain
2	source
3	gate

Note

1. Drain and source are interchangeable.



LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		—	± 25	V
V_{GSO}	gate-source voltage		—	—25	V
V_{GDO}	drain-drain voltage		—	—25	V
I_G	forward gate current (DC)			50	mA
P_{tot}	total power dissipation	$T_{amb} = 25^\circ\text{C}$; note 1	—	250	mW
T_{stg}	storage temperature		—65	150	$^\circ\text{C}$
T_j	operating junction temperature		—	150	$^\circ\text{C}$

N-channel junction FETs

PMBFJ108;
PMBFJ109; PMBFJ110

THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	500	K/W

Notes

1. Mounted on an FR-4 printboard.

STATIC CHARACTERISTICS

 $T_j = 25\text{ }^{\circ}\text{C}$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-I_{GSS}$	reverse gate current	$-V_{GS} = 15\text{ V}$ $V_{DS} = 0$	–	3	nA
I_{DSX}	drain-source cut-off current	$V_{GS} = -10\text{ V}$ $V_{DS} = 5\text{ V}$	–	3	nA
I_{DSS}	drain current PMBFJ108 PMBFJ109 PMBFJ110	$V_{GS} = 0$ $V_{DS} = 15\text{ V}$	80 40 10	– – –	mA
$-V_{(BR)GSS}$	gate-source breakdown voltage	$-I_G = 1\text{ }\mu\text{A}$ $V_{DS} = 0$	–	25	V
$-V_{GS(off)}$	gate-source cut-off voltage PMBFJ108 PMBFJ109 PMBFJ110	$I_D = 1\text{ }\mu\text{A}$ $V_{DS} = 5\text{ V}$	3 2 0.5	10 6 4	V
$R_{DS(on)}$	drain-source on-resistance PMBFJ108 PMBFJ109 PMBFJ110	$V_{GS} = 0\text{ V}$ $V_{DS} = 0.1\text{ V}$	– – –	8 12 18	Ω

N-channel junction FETs

PMBFJ108;
PMBFJ109; PMBFJ110

DYNAMIC CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.



SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
C_{is}	input capacitance	$V_{DS} = 0$ $-V_{GS} = 10\text{ V}$ $f = 1\text{ MHz}$	15	30	pF
C_{is}	input capacitance	$V_{DS} = 0$ $-V_{GS} = 0$ $f = 1\text{ MHz}$ $T_{amb} = 25\text{ }^{\circ}\text{C}$	50	85	pF
C_{rs}	feedback capacitance	$V_{DS} = 0$ $-V_{GS} = 10\text{ V}$ $f = 1\text{ MHz}$	8	15	pF

Switching times (see Fig.3)

t_d	delay time	note 1	2	–	ns
t_{on}	turn-on time	note 1	4	–	ns
t_s	storage time	note 1	4	–	ns
t_{off}	turn-off time	note 1	6	–	ns

Notes

- Test conditions for switching times are as follows:
 $V_{DD} = 1.5\text{ V}$, $V_{GS} = 0$ to $-V_{GS(off)}$ (all types);
 $-V_{GS(off)} = 12\text{ V}$, $R_L = 100\text{ }\Omega$ (PMBFJ108);
 $-V_{GS(off)} = 7\text{ V}$, $R_L = 100\text{ }\Omega$ (PMBFJ109);
 $-V_{GS(off)} = 5\text{ V}$, $R_L = 100\text{ }\Omega$ (PMBFJ110).



N-channel junction FETs

**PMBFJ111;
PMBFJ112; PMBFJ113**

FEATURES

- High-speed switching
- Interchangeability of drain and source connections
- Low $R_{DS(on)}$ at zero gate voltage ($< 30 \Omega$ for PMBFJ111).

DESCRIPTION

Symmetrical N-channel junction FETs in a surface mount SOT23 envelope. Intended for use in applications such as analog switches, choppers, commutators, multiplexers and thin and thick film hybrids.

PINNING - SOT23

PIN	DESCRIPTION
1	drain
2	source
3	gate

Note

1. Drain and source are interchangeable.




Fig.1 Simplified outline and symbol.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		—	± 40	V
V_{GSO}	gate-source voltage		—	-40	V
V_{GDO}	drain-drain voltage		—	-40	V
I_G	forward gate current (DC)		—	50	mA
P_{tot}	total power dissipation	$T_{amb} = 25^\circ\text{C}$; note 1	—	300	mW
T_{stg}	storage temperature		-65	150	$^\circ\text{C}$
T_j	operating junction temperature		—	150	$^\circ\text{C}$

N-channel junction FETs

PMBFJ111;
PMBFJ112; PMBFJ113

THERMAL CHARACTERISTICS

$$T_j = P(R_{th\ j-t} + R_{th\ t-s} + R_{th\ s-a}) + T_{amb}$$

SYMBOL	PARAMETER	MAX.	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	430	K/W
$R_{th\ j-a}$	from junction to ambient (note 2)	500	K/W

Notes

1. Mounted on a ceramic substrate, 8 mm × 10 mm × 0.7 mm.
2. Mounted on printed circuit board.

STATIC CHARACTERISTICS

 $T_j = 25\ ^\circ\text{C}$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-I_{GSS}$	reverse gate current	$-V_{GS} = 15\text{ V}; V_{DS} = 0$	—	1	nA
I_{DSS}	drain current PMBFJ111 PMBFJ112 PMBFJ113	$V_{GS} = 0; V_{DS} = 15\text{ V}$	20 5 2	— — —	mA
$-V_{(BR)GSS}$	gate-source breakdown voltage	$-I_G = 1\ \mu\text{A}; V_{DS} = 0$	40	—	V
$-V_{GS(off)}$	gate-source cut-off voltage PMBFJ111 PMBFJ112 PMBFJ113	$I_D = 1\ \mu\text{A}; V_{DS} = 5\text{ V}$	3 1 0.5	10 5 3	V
$R_{DS(on)}$	drain-source on-resistance PMBFJ111 PMBFJ112 PMBFJ113	$V_{GS} = 0\text{ V}; V_{DS} = 0.1\text{ V}$	— — —	30 50 100	Ω

N-channel junction FETs

PMBFJ111;
PMBFJ112; PMBFJ113



DYNAMIC CHARACTERISTICS

T_j = 25 °C.

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
C _{iss}	input capacitance	V _{DS} = 0 -V _{GS} = 10 V f = 1 MHz	6	—	pF
		V _{DS} = 0 -V _{GS} = 0 f = 1 MHz T _{amb} = 25 °C	22	28	pF
C _{rss}	feedback capacitance	V _{DS} = 0 -V _{GS} = 10 V f = 1 MHz	3	—	pF
Switching times (see Fig.2)					
t _r	rise time	note 1	6	—	ns
t _{on}	turn-on time	note 1	13	—	ns
t _f	fall time	note 1	15	—	ns
t _{off}	turn-off time	note 1	35	—	ns

Notes

1. Test conditions for switching times are as follows:
V_{DD} = 10 V, V_{GS} = 0 to -V_{GS(off)} (all types);
-V_{GS(off)} = 12 V, R_L = 750 Ω (PMBFJ111);
-V_{GS(off)} = 7 V, R_L = 1550 Ω (PMBFJ112);
-V_{GS(off)} = 5 V, R_L = 3150 Ω (PMBFJ113).



P-channel silicon field-effect transistors

PMBFJ174 to 177

DESCRIPTION

Silicon symmetrical p-channel junction FETs in plastic microminiature SOT23 envelopes. They are intended for application with analogue switches, choppers, commutators etc. using SMD technology. A special feature is the interchangeability of the drain and source connections.

PINNING

- 1 = drain
2 = source
3 = gate

Note

1. Drain and source are interchangeable.

Marking codes:

- 174 : p6X
175 : p6W
176 : p6S
177 : p6Y




Fig.1 Simplified outline and symbol, SOT23.

QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30	V		
Gate-source voltage	V_{GSO}	max.	30	V		
Gate current	$-I_G$	max.	50	mA		
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	P_{tot}	max.	300	mW		
			PMBFJ174	175	176	177
Drain current $-V_{DS} = 15\text{ V}; V_{GS} = 0$	$-I_{DSS}$	>	20	7	2	1,5 mA
		<	135	70	35	20 mA
Drain-source ON-resistance $-V_{DS} = 0,1\text{ V}; V_{GS} = 0$	$R_{DS\ on}$	<	85	125	250	300 Ω

P-channel silicon field-effect transistors

PMBFJ174 to 177

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Gate-source voltage	V_{GSO}	max.	30	V
Gate-drain voltage	V_{GDO}	max.	30	V
Gate current (d.c.)	$-I_G$	max.	50	mA
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}^{(1)}$	P_{tot}	max.	300	mW
Storage temperature range	T_{stg}		-65 to + 150	$^{\circ}\text{C}$
Junction temperature	T_j	max.	150	$^{\circ}\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air	$R_{th\ j-a}$	=	430	K/W
--------------------------------------	---------------	---	-----	-----

STATIC CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

		PMBFJ174	175	176	177
Gate cut-off current $V_{GS} = 20\text{ V}; V_{DS} = 0$	I_{GSS}	< 1	1	1	1 nA
Drain cut-off current $-V_{DS} = 15\text{ V}; V_{GS} = 10\text{ V}$	$-I_{DSX}$	< 1	1	1	1 nA
Drain current $-V_{DS} = 15\text{ V}; V_{GS} = 0$	$-I_{DSS}$	> 20 < 135	7 70	2 35	1,5 20 mA
Gate-source breakdown voltage $I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$V_{(BR)GSS}$	> 30	30	30	30 V
Gate-source cut-off voltage $-I_D = 10\text{ nA}; V_{DS} = -15\text{ V}$	$V_{GS\ off}$	> 5 < 10	3 6	1 4	0,8 2,25 V
Drain-source ON-resistance $-V_{DS} = 0,1\text{ V}; V_{GS} = 0$	$R_{DS\ on}$	< 85	125	250	300 Ω

Note

1. Mounted on a ceramic substrate of 8 mm × 10 mm × 0,7 mm.

P-channel silicon field-effect transistors

PMBFJ174 to 177

DYNAMIC CHARACTERISTICS

T_j = 25 °C unless otherwise specified

Input capacitance, f = 1 MHz

$V_{GS} = 10\text{ V}; V_{DS} = 0\text{ V}$

$V_{GS} = V_{DS} = 0$

Feedback capacitance, f = 1 MHz

$V_{GS} = 10\text{ V}; V_{DS} = 0\text{ V}$

Switching times (see Fig.2 + 3)

Delay time

Rise time

Turn-on time

Storage temperature

Fall time

Turn-off time

Test conditions:

C _{is}	typ.	8			pF
C _{is}	typ.	30			pF
C _{rs}	typ.	4			pF
	PMBFJ174	175	176	177	
t _d	typ.	2	5	15	20 ns
t _r	typ.	5	10	20	25 ns
t _{on}	typ.	7	15	35	45 ns
t _s	typ.	5	10	15	20 ns
t _f	typ.	10	20	20	25 ns
t _{off}	typ.	15	30	35	45 ns
-V _{DD}		10	6	6	6 V
V _{GS off}		12	8	6	3 V
R _L		560	1200	2000	2900 Ω
V _{GS on}		0	0	0	0 V





Fig.2 Switching times test circuit



Rise time input voltage < 1 ns

Fig.3 Input and output waveforms

$t_d + t_r = t_{on}$

$t_s + t_f = t_{off}$

N-channel field-effect transistors PMBFJ210; PMBFJ211; PMBFJ212

FEATURES

- High speed switching
- Interchangeability of drain and source connections
- High impedance.

APPLICATIONS

- Analog switches
- Choppers, multiplexers and commutators
- Audio amplifiers.

DESCRIPTION


N-channel symmetrical junction field-effect transistor in a SOT23 package.

CAUTION

This product is supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport and handling. For further information, refer to Philips specs.: SNW-EQ-608, SNW-FQ-302A and SNW-FQ-302B.

PINNING - SOT23

PIN	SYMBOL	DESCRIPTION
1	s	source
2	d	drain
3	g	gate



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		—	± 25	V
V_{GSoff}	gate-source cut-off voltage	$I_D = 1 \text{ nA}; V_{DS} = 15 \text{ V}$	—1 —2.5 —4	—3 —4.5 —6	V V V
I_{DSS}	drain current	$V_{GS} = 0; V_{DS} = 15 \text{ V}$	2 7 15	15 20 40	mA mA mA
P_{tot}	total power dissipation	$T_{amb} \leq 25 \text{ }^\circ\text{C}$	—	250	mW
$ y_{fs} $	common-source transfer admittance	$V_{GS} = 0; V_{DS} = 15 \text{ V}$	4 6 7	12 12 12	mS mS mS

N-channel field-effect transistors

PMBFJ210; PMBFJ211; PMBFJ212

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	± 25	V
V_{GSO}	gate-source voltage	open drain	–	–25	V
V_{DGO}	drain-gate voltage	open source	–	–25	V
I_G	forward gate current (DC)		–	10	mA
P_{tot}	total power dissipation	$T_{amb} \leq 25\text{ }^{\circ}\text{C}$; note 1; see Fig.13	–	250	mW
T_{stg}	storage temperature		–65	150	$^{\circ}\text{C}$
T_j	operating junction temperature		–	150	$^{\circ}\text{C}$

Note

1. Device mounted on an FR4 printed-circuit board.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient; note 1	500	K/W

Note

1. Device mounted on an FR4 printed-circuit board.

N-channel field-effect transistors

PMBFJ210; PMBFJ211; PMBFJ212

STATIC CHARACTERISTICS

 $T_j = 25\text{ }^{\circ}\text{C}$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)GSS}$	gate-source breakdown voltage	$I_G = -1\text{ }\mu\text{A}$; $V_{DS} = 0$	–	–25	V
V_{GSoff}	gate-source cut-off voltage	$I_D = 1\text{ nA}$; $V_{DS} = 15\text{ V}$			
	PMBFJ210		–1	–3	V
	PMBFJ211		–2.5	–4.5	V
	PMBFJ212		–4	–6	V
V_{GSS}	gate-source forward voltage	$I_G = 0$; $V_{DS} = 0$	–	1	V
I_{DSS}	drain current	$V_{GS} = 0$; $V_{DS} = 15\text{ V}$			
	PMBFJ10		2	15	mA
	PMBFJ11		7	20	mA
	PMBFJ12		15	40	mA
I_{GSS}	reverse gate leakage current	$V_{GS} = -15\text{ V}$; $V_{DS} = 0$	–	–100	pA
$ y_{fs} $	common-source transfer admittance	$V_{GS} = 0$; $V_{DS} = 15\text{ V}$			
	PMBFJ210		4	12	mS
	PMBFJ211		6	12	mS
	PMBFJ212		7	12	mS
$ y_{os} $	common source output admittance	$V_{GS} = 0$; $V_{DS} = 15\text{ V}$			
	PMBFJ210		–	150	μS
	PMBFJ211		–	200	μS
	PMBFJ212		–	200	μS


DYNAMIC CHARACTERISTICS

 $T_{amb} = 25\text{ }^{\circ}\text{C}$.

SYMBOL	PARAMETER	CONDITIONS	TYP.	UNIT
C_{is}	input capacitance	$V_{DS} = 15\text{ V}$; $V_{GS} = -10\text{ V}$; $f = 1\text{ MHz}$	2	pF
		$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 1\text{ MHz}$	4	pF
C_{os}	output capacitance	$V_{DS} = 15\text{ V}$; $V_{GS} = -10\text{ V}$; $f = 1\text{ MHz}$	0.8	pF
		$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 1\text{ MHz}$	2	pF
C_{rs}	feedback capacitance	$V_{DS} = 15\text{ V}$; $V_{GS} = -10\text{ V}$; $f = 1\text{ MHz}$	0.8	pF
		$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 1\text{ MHz}$	0.9	pF
g_{is}	common source input conductance	$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 100\text{ MHz}$	70	μS
		$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 450\text{ MHz}$	1.1	mS
g_{fs}	common source transfer conductance	$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 100\text{ MHz}$	7.5	mS
		$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 450\text{ MHz}$	7.5	mS
g_{rs}	common source feedback conductance	$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 100\text{ MHz}$	–8	μS
		$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 450\text{ MHz}$	–90	μS
g_{os}	common source output conductance	$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 100\text{ MHz}$	95	μS
		$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 450\text{ MHz}$	200	μS
V_n	equivalent input noise voltage	$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $f = 1\text{ kHz}$	5	nV/ $\sqrt{\text{Hz}}$


N-channel field-effect transistors

PMBFJ210; PMBFJ211; PMBFJ212




$V_{DS} = 15$ V; $T_J = 25$ °C.

Fig.2 Drain current as a function of gate-source cut-off voltage; typical values.




$V_{DS} = 15$ V; $T_J = 25$ °C.

Fig.3 Common-source transfer admittance as a function of gate-source cut-off voltage; typical values.



$V_{DS} = 15$ V; $T_{amb} = 25$ °C.

Fig.4 Common-source output conductance as a function of gate-source cut-off voltage; typical values.



PMBFJ210.

$T_J = 25$ °C.

Fig.5 Output characteristics; typical values.

N-channel field-effect transistors

PMBFJ210; PMBFJ211; PMBFJ212


**PMBFJ210.** $V_{DS} = 10$ V; $T_J = 25$ °C.

Fig.6 Input characteristics; typical values.


**PMBFJ211.** $T_J = 25$ °C.

Fig.7 Output characteristics; typical values.


**PMBFJ211.** $V_{DS} = 10$ V; $T_J = 25$ °C.

Fig.8 Input characteristics; typical values.


**PMBFJ212.** $T_J = 25$ °C.

Fig.9 Output characteristics; typical values.

N-channel field-effect transistors

PMBFJ210; PMBFJ211; PMBFJ212


**PMBFJ212.** $V_{DS} = 10\text{ V}$; $T_j = 25\text{ }^\circ\text{C}$.

Fig.10 Input characteristics; typical values.


 $V_{DS} = 15\text{ V}$; $f = 1\text{ MHz}$; $T_{amb} = 25\text{ }^\circ\text{C}$.

Fig.11 Feedback capacitance as a function of gate-source voltage; typical values.


 $V_{DS} = 15\text{ V}$; $f = 1\text{ MHz}$; $T_{amb} = 25\text{ }^\circ\text{C}$.

Fig.12 Input capacitance as a function of gate-source voltage; typical values.





Fig.13 Power derating curve.


N-channel field-effect transistors

PMBFJ210; PMBFJ211; PMBFJ212



$V_{DS} = 15 \text{ V}$; $T_J = 25^\circ\text{C}$.

Fig.14 Drain current as a function of gate-source voltage; typical values.




$T_J = 25^\circ\text{C}$.

Fig.15 Gate current as a function of drain-gate voltage; typical values.


N-channel field-effect transistors

PMBFJ210; PMBFJ211; PMBFJ212




$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig. 16 Common source input admittance as a function of frequency; typical values.




$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig. 17 Common source transfer admittance as a function of frequency; typical values.



$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig. 18 Common source reverse admittance as a function of frequency; typical values.



$V_{DS} = 15\text{ V}$; $V_{GS} = 0$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig. 19 Common source output admittance as a function of frequency; typical values.

N-channel silicon field-effect transistors

PMBFJ308; PMBFJ309;
PMBFJ310

FEATURES

- Low noise
- Interchangeability of drain and source connections
- High gain.

APPLICATIONS

- AM input stage in car radios
- VHF amplifiers
- Oscillators and mixers.

DESCRIPTION

N-channel symmetrical silicon junction field-effect transistors in a SOT23 package.

CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

PINNING - SOT23

PIN	SYMBOL	DESCRIPTION
1	s	source
2	d	drain
3	g	gate




Fig.1 Simplified outline and symbol.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		—	± 25	V
V_{GSoff}	gate-source cut-off voltage	$V_{DS} = 10\text{ V}; I_D = 1\text{ }\mu\text{A}$	—	—	—
	PMBFJ308		—1	—6.5	V
	PMBFJ309		—1	—4	V
	PMBFJ310		—2	—6.5	V
I_{DSS}	drain current	$V_{GS} = 0; V_{DS} = 10\text{ V}$			
	PMBFJ308		12	60	mA
	PMBFJ309		12	30	mA
	PMBFJ310		24	60	mA
P_{tot}	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$	—	250	mW
$ y_{fs} $	forward transfer admittance	$V_{DS} = 10\text{ V}; I_D = 10\text{ mA}$	10	—	mS

N-channel silicon field-effect transistors

PMBFJ308; PMBFJ309;
PMBFJ310

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage		–	± 25	V
V_{GSO}	gate-source voltage	open drain	–	–25	V
V_{GDO}	gate-drain voltage	open source	–	–25	V
I_G	forward gate current (DC)		–	50	mA
P_{tot}	total power dissipation	up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	–	250	mW
T_{stg}	storage temperature		–65	150	$^{\circ}\text{C}$
T_j	operating junction temperature		–	150	$^{\circ}\text{C}$




Fig.2 Power derating curve.

N-channel silicon field-effect transistors

PMBFJ308; PMBFJ309;
PMBFJ310

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient; note 1	500	K/W

Note

1. Device mounted on an FR4 printed-circuit board.

STATIC CHARACTERISTICS

 $T_J = 25\ ^\circ\text{C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)GSS}$	gate-source breakdown voltage	$I_G = -1\ \mu\text{A}$; $V_{DS} = 0$	-25	—	—	V
V_{GSoff}	gate-source cut-off voltage	$I_D = 1\ \mu\text{A}$; $V_{DS} = 10\ \text{V}$				V
	PMBFJ308		-1	—	-6.5	V
	PMBFJ309		-1	—	-4	V
	PMBFJ310		-2	—	-6.5	V
V_{GSS}	gate-source forward voltage	$I_G = 1\ \text{mA}$; $V_{DS} = 0$	—	—	1	V
I_{DSS}	drain current	$V_{DS} = 10\ \text{V}$; $V_{GS} = 0$				
	PMBFJ308		12	—	60	mA
	PMBFJ309		12	—	30	mA
	PMBFJ310		24	—	60	mA
I_{GSS}	gate leakage current	$V_{GS} = -15\ \text{V}$; $V_{DS} = 0$	—	—	-1	nA
R_{DSon}	drain-source on-state resistance	$V_{GS} = 0$; $V_{DS} = 100\ \text{mV}$	—	50	—	Ω
$ y_{fs} $	forward transfer admittance	$I_D = 10\ \text{mA}$; $V_{DS} = 10\ \text{V}$	10	—	—	mS
$ y_{os} $	common source output admittance	$I_D = 10\ \text{mA}$; $V_{DS} = 10\ \text{V}$	—	—	250	μS


N-channel silicon field-effect transistors

PMBFJ308; PMBFJ309;
PMBFJ310

DYNAMIC CHARACTERISTICS


T_j = 25 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
C _{is}	input capacitance	V _{DS} = 10 V; V _{GS} = -10 V; f = 1 MHz	3	5	pF
		V _{DS} = 10 V; V _{GS} = 0; T _{amb} = 25 °C	6	–	pF
C _{rs}	reverse transfer capacitance	V _{DS} = 0; V _{GS} = -10 V; f = 1 MHz	1.3	2.5	pF
g _{is}	common source input conductance	V _{DS} = 10 V; I _D = 10 mA; f = 100 MHz	200	–	μS
		V _{DS} = 10 V; I _D = 10 mA; f = 450 MHz	3	–	mS
g _{fs}	common source transfer conductance	V _{DS} = 10 V; I _D = 10 mA; f = 100 MHz	13	–	mS
		V _{DS} = 10 V; I _D = 10 mA; f = 450 MHz	12	–	mS
g _{rs}	common source reverse conductance	V _{DS} = 10 V; I _D = 10 mA; f = 100 MHz	-30	–	μS
		V _{DS} = 10 V; I _D = 10 mA; f = 450 MHz	-450	–	μS
g _{os}	common source output conductance	V _{DS} = 10 V; I _D = 10 mA; f = 100 MHz	150	–	μS
		V _{DS} = 10 V; I _D = 10 mA; f = 450 MHz	400	–	μS
V _n	equivalent input noise voltage	V _{DS} = 10 V; I _D = 10 mA; f = 100 Hz	6	–	nV/√Hz



V_{DS} = 10 V; T_j = 25 °C.


Fig.3 Drain current as a function of gate-source cut-off voltage; typical values.



V_{DS} = 10 V; I_D = 10 mA; T_j = 25 °C.


Fig.4 Forward transfer admittance as a function of gate-source cut-off voltage; typical values.

N-channel silicon field-effect transistors

PMBFJ308; PMBFJ309;
PMBFJ310


$V_{DS} = 10$ V; $I_D = 10$ mA; $T_J = 25$ °C.

Fig.5 Common-source output conductance as a function of gate-source cut-off voltage; typical values.




$V_{DS} = 100$ mV; $V_{GS} = 0$; $T_J = 25$ °C.

Fig.6 Drain-source on-state resistance as a function of gate-source cut-off voltage; typical values.



$T_J = 25$ °C.

Fig.7 Typical output characteristics; PMBFJ308.




$V_{DS} = 10$ V; $T_J = 25$ °C.

Fig.8 Typical transfer characteristics; PMBFJ308.


N-channel silicon field-effect transistors

PMBFJ308; PMBFJ309;
PMBFJ310




$T_j = 25\text{ }^{\circ}\text{C}$.

Fig.9 Typical output characteristics; PMBFJ309.




$V_{DS} = 10\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$.

Fig.10 Typical transfer characteristics; PMBFJ309.



$T_j = 25\text{ }^{\circ}\text{C}$.

Fig.11 Typical output characteristics; PMBFJ310.




$V_{DS} = 10\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$.

Fig.12 Typical transfer characteristics; PMBFJ310.


N-channel silicon field-effect transistors

PMBFJ308; PMBFJ309;
PMBFJ310




$V_{DS} = 10\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$.

Fig.13 Reverse transfer capacitance as a function of gate-source voltage; typical values.



$V_{DS} = 10\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$.

Fig.14 Input capacitance as a function of gate-source voltage; typical values.





$V_{DS} = 10\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$.

Fig.15 Drain current as a function of gate-source voltage; typical values.


N-channel silicon field-effect transistors

PMBFJ308; PMBFJ309;
PMBFJ310




N-channel silicon field-effect transistors

PMBFJ308; PMBFJ309;
PMBFJ310




$V_{DS} = 10\text{ V}$; $I_D = 10\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.18 Input admittance; typical values.




$V_{DS} = 10\text{ V}$; $I_D = 10\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.19 Forward transfer admittance; typical values.



$V_{DS} = 10\text{ V}$; $I_D = 10\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.20 Reverse transfer admittance; typical values.



$V_{DS} = 10\text{ V}$; $I_D = 10\text{ mA}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Fig.21 Output admittance; typical values.

N-channel silicon field-effect transistors

PN4391 to 4393

DESCRIPTION

Symmetrical silicon n-channel junction FETs in plastic TO-92 envelopes. They are intended for applications such as analog switches, choppers, commutators etc.

PINNING

- 1 = gate
- 2 = source
- 3 = drain

Note: Drain and source are interchangeable.




Fig.1 Simplified outline and symbol, TO-92.

QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	40			V
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	P_{tot}	max.	360			mW
			PN4391	PN4392	PN4393	
Drain current $V_{DS} = 20\text{ V}; V_{GS} = 0$	I_{DSS}	min.	50	25	5	mA
Gate-source cut-off voltage $V_{DS} = 20\text{ V}; I_D = 1\text{ nA}$	$-V_{GS\text{ off}}$	min. max.	4 10	2 5	0.5 3	V V
Drain-source on-resistance $I_D = 1\text{ mA}; V_{GS} = 0$	$R_{DS\text{ on}}$	max.	30	60	100	Ω

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	40	V
Gate-source voltage	$-V_{GSO}$	max.	40	V
Gate-drain voltage	$-V_{GDO}$	max.	40	V
Forward gate current (DC)	I_G	max.	50	mA
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	P_{tot}	max.	360	mW
Storage temperature range	T_{stg}		-65 to +150	$^{\circ}\text{C}$
Junction temperature	T_j	max.	150	$^{\circ}\text{C}$

N-channel silicon field-effect transistors

PN4391 to 4393

THERMAL RESISTANCE

From junction to ambient in free air

$$R_{th\ j-a} = 350 \text{ K/W}$$

STATIC CHARACTERISTICS

 $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

			PN4391	PN4392	PN4393
Reverse gate current					
$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max.	1.0	1.0	1.0 nA
$-V_{GS} = 20\text{ V}; V_{DS} = 0$ $T_{amb} = 100\text{ }^{\circ}\text{C}$	$-I_{GSS}$	max.	200	200	200 nA
Drain cut-off current					
$-V_{GS} = 12\text{ V}$	I_{DSX}	max.	1.0		nA
$-V_{GS} = 7\text{ V}$	I_{DSX}	max.		1.0	nA
$-V_{GS} = 5\text{ V}$	I_{DSX}	max.			1.0 nA
$-V_{GS} = 12\text{ V}$	I_{DSX}	max.	200		nA
$-V_{GS} = 7\text{ V}$	I_{DSX}	max.		200	nA
$-V_{GS} = 5\text{ V}$	I_{DSX}	max.			200 nA
Drain saturation current					
$V_{DS} = 20\text{ V}; V_{GS} = 0$	I_{DSS}	min.	50	25	5 mA
		max.	150	100	60 mA
Gate-source breakdown voltage					
$-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	min.	40	40	40 V
Gate-source cut-off voltage					
$V_{DS} = 20\text{ V}; I_D = 1\text{ nA}$	$-V_{GS\ off}$	min.	4.0	2.0	0.5 V
		max.	10	5.0	3.0 V
Drain-source on-resistance					
$I_D = 1\text{ mA}; V_{GS} = 0$	$R_{DS\ on}$	max.	30	60	100 Ω
Drain-source on-voltage					
$V_{GS} = 0; I_D = 12\text{ mA}$	$V_{DS\ on}$	max.	0.4		V
$V_{GS} = 0; I_D = 6\text{ mA}$	$V_{DS\ on}$	max.		0.4	V
$V_{GS} = 0; I_D = 3\text{ mA}$	$V_{DS\ on}$	max.			0.4 V

N-channel silicon field-effect transistors

PN4391 to 4393

DYNAMIC CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

Drain-source on-resistance

$V_{DS} = 0\text{ V}; V_{GS} = 0; f = 1\text{ kHz}; T_a = 25\text{ }^{\circ}\text{C}$

Input capacitance

$V_{DS} = 20\text{ V}; V_{GS} = 0; f = 1\text{ MHz}; T_a = 25\text{ }^{\circ}\text{C}$

Feedback capacitance

$V_{DS} = 0; -V_{GS} = 12\text{ V}$
 $V_{DS} = 0; -V_{GS} = 7\text{ V}$
 $V_{DS} = 0; -V_{GS} = 5\text{ V}$
 $f = 1\text{ MHz}$

Switching times

test conditions

$V_{DD} = 10\text{ V}; V_{GS} = 0\text{ to }V_{GS\text{ off}}$



Rise time

Turn-on time

Fall time

Turn-off time

		PN4391	PN4392	PN4393
$R_{DS\text{ on}}$	max.	30	60	100 Ω
C_{iss}	max.	16	16	16 pF
C_{rss}	max.	5		pF
C_{rss}	max.		5	pF
C_{rss}	max.			5 pF
I_D	=	12	6.0	3.0 mA
$-V_{GS\text{ off}}$	=	12	7.0	5.0 V
R_L	=	750	1550	3150 Ω
t_r	max.	5	5	5 ns
t_{on}	max.	15	15	15 ns
t_f	max.	15	20	30 ns
t_{off}	max.	20	35	50 ns



N-channel field-effect transistor

PN4416; PN4416A

FEATURES

- Low noise
- Interchangeability of drain and source connections
- High gain.

DESCRIPTION

N-channel symmetrical silicon junction FETs in a SOT54 envelope. These devices are intended for use in VHF/UHF amplifiers, oscillators and mixers.

PINNING - SOT54 (TO-92).

PIN	DESCRIPTION
1	gate
2	source
3	drain

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage				
	PN4416		—	30	V
	PN4416A		—	35	V
I_{DSS}	drain current	$V_{DS} = 15\text{ V}; V_{GS} = 0$	5	15	mA
P_{tot}	total power dissipation	up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	—	400	mW
$V_{GS(off)}$	gate-source cut-off voltage	$V_{DS} = 15\text{ V}; I_D = 1\text{ nA}$			
	PN4416		—	—6	V
	PN4416A		—2.5	—6	V
$ Y_{fs} $	common-source transfer admittance	$V_{DS} = 15\text{ V}; V_{GS} = 0; f = 1\text{ kHz}$	4.5	7.5	mS




Fig.1 Simplified outline and symbol.

N-channel field-effect transistor

PN4416; PN4416A

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	drain-source voltage				
	PN4416		–	30	V
	PN4416A		–	35	V
V_{GSO}	gate-source voltage				
	PN4416		–	–30	V
	PN4416A		–	–35	V
V_{GDO}	gate-drain voltage				
	PN4416		–	–30	V
	PN4416A		–	–35	V
I_G	DC forward gate current		–	10	mA
P_{tot}	total power dissipation	up to $T_{amb} = 25\text{ °C}$ (note 1)	–	400	mW
T_{stg}	storage temperature		–65	+150	°C
T_j	junction temperature		–	150	°C

THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient (note 1)	350 K/W

Note

1. Mounted on a printed-circuit board, maximum lead length 4 mm, mounting pad for drain leads 10 mm².

STATIC CHARACTERISTICS

$T_j = 25\text{ °C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)GSS}$	gate-source breakdown voltage	$V_{DS} = 0$; $I_G = -1\text{ }\mu\text{A}$			
	PN4416		–30	–	V
	PN4416A		–35	–	V
I_{GSS}	reverse gate leakage current	$V_{DS} = 0$; $V_{GS} = -15\text{ V}$	–	–1	nA
I_{DSS}	drain current	$V_{DS} = 15\text{ V}$; $V_{GS} = 0$	5	15	mA
V_{GSS}	gate-source forward voltage	$V_{DS} = 0$; $I_G = 1\text{ mA}$	–	1	V
$V_{GS(off)}$	gate-source cut-off voltage	$V_{DS} = 15\text{ V}$; $I_D = 1\text{ nA}$			
	PN4416		–	–6	V
	PN4416A		–2.5	–6	V
$ Y_{fs} $	common source transfer admittance	$V_{DS} = 15\text{ V}$; $V_{GS} = 0$	4.5	7.5	mS
$ Y_{os} $	common source output admittance	$V_{DS} = 15\text{ V}$; $V_{GS} = 0$			
	PN4416		–	50	μS
	PN4416A		–	50	μS


N-channel field-effect transistor

PN4416; PN4416A

DYNAMIC CHARACTERISTICS


$T_j = 25\text{ }^{\circ}\text{C}$; $V_{DS} = 15\text{ V}$; $V_{GS} = 0$.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{is}	input capacitance	$f = 1\text{ MHz}$	—	—	4	pF
C_{os}	output capacitance	$f = 1\text{ MHz}$	—	—	2	pF
C_{rs}	feedback capacitance	$f = 1\text{ MHz}$	—	—	0.8	pF
g_{is}	common source input conductance	$f = 100\text{ MHz}$	—	—	100	μS
		$f = 400\text{ MHz}$	—	—	1	mS
g_{fs}	common source transfer conductance	$f = 100\text{ MHz}$	—	5.2	—	mS
		$f = 400\text{ MHz}$	4	5	—	mS
g_{rs}	common source feedback conductance	$f = 100\text{ MHz}$	—	−8	—	μS
		$f = 400\text{ MHz}$	—	−100	—	μS
g_{os}	common source output conductance	$f = 100\text{ MHz}$	—	—	75	μS
		$f = 400\text{ MHz}$	—	—	100	μS
V_n	equivalent input noise voltage	$f = 100\text{ Hz}$	—	5	—	nV/ $\sqrt{\text{Hz}}$



$V_{DS} = 15\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$.

Fig.2 Drain current as a function of gate-source cut-off voltage; typical values.




$V_{DS} = 15\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$.

Fig.3 Common source transfer admittance as a function of gate-source cut-off voltage; typical values.


N-channel field-effect transistor

PN4416; PN4416A




$V_{DS} = 15 \text{ V}$; $T_j = 25^\circ \text{C}$.

Fig.4 Common source output conductance as a function of gate-source cut-off voltage; typical values.




$T_j = 25^\circ \text{C}$.

Fig.5 Typical output characteristics.



$V_{DS} = 15 \text{ V}$; $T_j = 25^\circ \text{C}$.

Fig.6 Typical input characteristics.




$V_{DS} = 15 \text{ V}$; $T_j = 25^\circ \text{C}$.

Fig.7 Typical feedback capacitance.

N-channel field-effect transistor

PN4416; PN4416A



$V_{DS} = 15$ V; $T_j = 25$ °C.

Fig.8 Typical input capacitance.




Fig.9 Gate current as a function of drain-gate voltage, typical values.





Fig.10 Power derating curve.






$V_{DS} = 15$ V; $V_{GS} = 0$; $T_{amb} = 25$ °C.

Fig.11 Common source input conductance; typical values.

N-channel field-effect transistor

PN4416; PN4416A



SPICE parameters for PN4416

September 1992; version 1.0.

1	VTO = -3.553	V
2	BETA = 792.6	$\mu\text{A}/\text{V}^2$
3	LAMBDA = 18.46	m/V
4	RD = 7.671	Ω
5	RS = 7.671	Ω
6	IS = 333.4	aA
7	CGSO = 2.920	pF
8	CGDO = 2.261	pF
9	PB = 1.090	V
10 (note 1)	FC = 500.0	m

Note

1. Parameter not extracted; default value.

PACKAGE INFORMATION


	Page
SOD68	520
SOD110	520
SOD323	521
SOD523	522
SOT23	523
SOT54	524
SOT54variant	525
SOT143B	526
SOT143R	527
SOT323	528
SOT343N	529
SOT363	530

Small-signal Field-effect Transistors and Diodes

Package outlines


Hermetically sealed glass package; axial leaded; 2 leads

SOD68



DIMENSIONS (mm are the original dimensions)

UNIT	b max.	D max.	G ₁ max.	L min.
mm	0.55	1.6	3.04	25.4


**Note**

1. The marking band indicates the cathode.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOD68		DO-34				97-06-09


Very small ceramic rectangular surface mounted package

SOD110



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	D	E	y
mm	1.6	2.10 1.90	1.40 1.10	0.1




OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOD110						97-04-14

Small-signal Field-effect Transistors
and Diodes

Package outlines

Plastic surface mounted package; 2 leads

SOD323



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁ max.	b _p	c	D	E	H _E	L _p	Q	v
mm	1.1 0.8	+ 0.05 - 0.05	0.40 0.25	0.25 0.10	1.8 1.6	1.35 1.15	2.7 2.3	0.45 0.15	0.25 0.15	0.2

Note

1. The marking bar indicates the cathode.




OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOD323						98-09-14

Small-signal Field-effect Transistors and Diodes

Package outlines

Plastic surface mounted package; 2 leads

SOD523



DIMENSIONS (mm are the original dimensions)

UNIT	A	b _p	c	D	E	H _E	v
mm	0.7 0.5	0.35 0.25	0.2 0.1	1.3 1.1	0.9 0.7	1.7 1.5	0.15

Note

1. The marking bar indicates the cathode.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOD523			SC-79			98-11-25

Small-signal Field-effect Transistors
and Diodes

Package outlines

Plastic surface mounted package; 3 leads

SOT23



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁ max.	b _p	c	D	E	e	e ₁	H _E	L _p	Q	v	w
mm	1.1 0.9	0.1	0.48 0.38	0.15 0.09	3.0 2.8	1.4 1.2	1.9	0.95	2.5 2.1	0.45 0.15	0.55 0.45	0.2	0.1


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT23						97-02-28

Small-signal Field-effect Transistors
and Diodes

Package outlines

Plastic single-ended leaded (through hole) package; 3 leads

SOT54




Small-signal Field-effect Transistors
and Diodes

Package outlines

Plastic single-ended leaded (through hole) package; 3 leads (on-circle)

SOT54 variant



DIMENSIONS (mm are the original dimensions)

UNIT	A	b	b ₁	c	D	d	E	e	e ₁	L	L ₁ ⁽¹⁾ max	L ₂ max
mm	5.2 5.0	0.48 0.40	0.66 0.56	0.45 0.40	4.8 4.4	1.7 1.4	4.2 3.6	2.54	1.27	14.5 12.7	2.5	2.5

Notes

1. Terminal dimensions within this zone are uncontrolled to allow for flow of plastic and terminal irregularities.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT54 variant		TO-92 variant	SC-43			98-03-26

Small-signal Field-effect Transistors
and Diodes

Package outlines

Plastic surface mounted package; 4 leads

SOT143B



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁ max	b _p	b ₁	c	D	E	e	e ₁	H _E	L _p	Q	v	w	y
mm	1.1 0.9	0.1	0.48 0.38	0.88 0.78	0.15 0.09	3.0 2.8	1.4 1.2	1.9	1.7	2.5 2.1	0.45 0.15	0.55 0.45	0.2	0.1	0.1


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT143B						97-02-28

Small-signal Field-effect Transistors and Diodes

Package outlines

Plastic surface mounted package; reverse pinning; 4 leads

SOT143R



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁ max	b _p	b ₁	c	D	E	e	e ₁	H _E	L _p	Q	v	w	y
mm	1.1 0.9	0.1	0.48 0.38	0.88 0.78	0.15 0.09	3.0 2.3	1.4 1.2	1.9	1.7	2.5 2.1	0.55 0.25	0.45 0.25	0.2	0.1	0.1


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT143R						97-03-10

Small-signal Field-effect Transistors
and Diodes

Package outlines

Plastic surface mounted package; 3 leads

SOT323



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁ max	b _p	c	D	E	e	e ₁	H _E	L _p	Q	v	w
mm	1.1 0.8	0.1	0.4 0.3	0.25 0.10	2.2 1.8	1.35 1.15	1.3	0.65	2.2 2.0	0.45 0.15	0.23 0.13	0.2	0.2


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT323			SC-70			97-02-28

Small-signal Field-effect Transistors
and Diodes

Package outlines

Plastic surface mounted package; reverse pinning; 4 leads

SOT343R



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁ max	b _P	b ₁	c	D	E	e	e ₁	H _E	L _P	Q	v	w	y
mm	1.1 0.8	0.1	0.4 0.3	0.7 0.5	0.25 0.10	2.2 1.3	1.35 1.15	1.3	1.15	2.2 2.0	0.45 0.15	0.23 0.13	0.2	0.2	0.1


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT343R						97-05-21

Small-signal Field-effect Transistors
and Diodes

Package outlines

Plastic surface mounted package; 6 leads

SOT363



DATA HANDBOOK SYSTEM

DATA HANDBOOK SYSTEM

Philips Semiconductors data handbooks contain all pertinent data available at the time of publication and each is revised and reissued regularly.

Loose data sheets are sent to subscribers to keep them up-to-date on additions or alterations made during the lifetime of a data handbook.

Catalogues are available for selected product ranges (some catalogues are also on floppy discs).

Our data handbook titles are listed here.

Integrated circuits

<i>Book</i>	<i>Title</i>
IC01	Semiconductors for Radio, Audio and CD/DVD Systems
IC02	Semiconductors for Television and Video Systems
IC03	Semiconductors for Wired Telecom Systems
IC04	HE4000B Logic Family CMOS
IC05	Advanced Low-power Schottky (ALS) Logic
IC06	High-speed CMOS Logic Family
IC11	General-purpose/Linear ICs
IC12	I ² C Peripherals
IC13	Programmable Logic Devices (PLD)
IC14	8048-based 8-bit Microcontrollers
IC15	FAST TTL Logic Series
IC16	CMOS ICs for Clocks, Watches and Real Time Clocks
IC17	Semiconductors for Wireless Communications
IC18	Semiconductors for In-Car Electronics
IC19	ICs for Data Communications
IC20	80C51-based 8-bit Microcontrollers
IC22	Multimedia ICs
IC23	BiCMOS Bus Interface Logic
IC24	Low Voltage CMOS & BiCMOS Logic
IC25	16-bit 80C51XA Microcontrollers (eXtended Architecture)
IC26	Integrated Circuit Packages
IC27	Complex Programmable Logic Devices

Discrete semiconductors

<i>Book</i>	<i>Title</i>
SC01	Small-signal and Medium-power Diodes
SC03	Power Thyristors and Triacs
SC04	Small-signal Transistors
SC05	Video Transistors and Modules for Monitors
SC06	Power Bipolar Transistors
SC07	Small-signal Field-effect Transistors
SC11	Power Diodes
SC13	PowerMOS Transistors
SC14	RF Wideband Transistors
SC16	Wideband Hybrid Amplifier Modules for CATV
SC17	Semiconductor Sensors
SC18	Discrete Semiconductor Packages
SC19	RF & Microwave Power Transistors, RF Power Modules and Circulators/Isolators

MORE INFORMATION FROM PHILIPS SEMICONDUCTORS?

For more information about Philips Semiconductors data handbooks, catalogues and subscriptions contact your nearest Philips Semiconductors national organization, select from the **address list on the back cover of this handbook**. Product specialists are at your service and enquiries are answered promptly.

OVERVIEW OF PHILIPS COMPONENTS DATA HANDBOOKS

Our sister product division, Philips Components, also has a comprehensive data handbook system to support their products. Their data handbook titles are listed here.

Display Components

<i>Book</i>	<i>Title</i>
DC01	Colour Television and Multimedia Tubes
DC02	Monochrome Monitor Tubes and Deflection Units
DC03	Television Tuners, Coaxial Aerial Input Assemblies
DC04	Colour Monitor and Multimedia Tubes
DC05	Wire Wound Components

Advanced Ceramics & Modules

ACM1 (MA01)	Soft Ferrites
ACM2	Discrete Ceramics
ACM3 (MA03)	Piezoelectric Ceramics and Specialty Ferrites

BC Components

PA01	Electrolytic Capacitors
PA02	Varistors, Thermistors and Sensors
PA03	Potentiometers
PA04	Variable Capacitors
PA05	Film Capacitors
PA06	Ceramic Capacitors
PA06a	Surface Mounted Ceramic Multilayer Capacitors
PA06b	Leaded Ceramic Capacitors
PA08	Fixed Resistors
PA10	Quartz Crystals
PA11	Quartz Oscillators

MORE INFORMATION FROM PHILIPS COMPONENTS?

For more information contact your nearest Philips Components national organization shown in the following list.

Australia: North Ryde, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466
Austria: Wien, Tel. +43 1 60 101 12 41, Fax. +43 1 60 101 12 11
Belarus: Minsk, Tel. +375 172 200 924/733, Fax. +375 172 200 773
Benelux: Eindhoven, Tel. +31 40 2783 749, Fax. +31 40 2788 399
Brazil: São Paulo, Tel. +55 11 821 2333, Fax. +55 11 829 1849
Canada: Scarborough, Tel. 1 416 292 5161, Fax. 1 416 754 6248
China: Shanghai, Tel. +86 21 6354 1088, Fax. +86 21 6354 1060
Denmark: Copenhagen, Tel. +45 32 883 333, Fax. +45 31 571 949
Finland: Espoo, Tel. 358 9 615 800, Fax. 358 9 615 80510
France: Suresnes, Tel. +33 1 4099 6161, Fax. +33 1 4099 6493
Germany: Hamburg, Tel. +49 40 2489-0, Fax. +49 40 2489 1400
Greece: Tavros, Tel. +30 1 4894 339/+30 1 4894 239, Fax. +30 1 4814 240
Hong Kong: Kowloon, Tel. +852 2784 3000, Fax. +852 2784 3003
India: Mumbai, Tel. +91 22 4930 311, Fax. +91 22 4930 966/4950 304
Indonesia: Jakarta, Tel. +62 21 794 0040, Fax. +62 21 794 0080
Ireland: Dublin, Tel. +353 1 7640 203, Fax. +353 1 7640 210
Israel: Tel Aviv, Tel. +972 3 6450 444, Fax. +972 3 6491 007
Italy: Milano, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557
Japan: Tokyo, Tel. +81 3 3740 5135, Fax. +81 3 3740 5035
Korea (Republic of): Seoul, Tel. +82 2 709 1472, Fax. +82 2 709 1480
Malaysia: Pulau Pinang, Tel. +60 3 750 5213, Fax. +60 3 757 4880
Mexico: El Paso, Tel. +52 915 772 4020, Fax. +52 915 772 4332
New Zealand: Auckland, Tel. +64 9 815 4000, Fax. +64 9 849 7811
Norway: Oslo, Tel. +47 22 74 8000, Fax. +47 22 74 8341
Pakistan: Karachi, Tel. +92 21 587 4641-49, Fax. +92 21 577 035/+92 21 587 4546
Philippines: Manila, Tel. +63 2 816 6345, Fax. +63 2 817 3474
Poland: Warszawa, Tel. +48 22 612 2594, Fax. +48 22 612 2327
Portugal: Linda-A-Velha, Tel. +351 1 416 3160/416 3333, Fax. +351 1 416 3174/416 3366
Russia: Moscow, Tel. +7 95 755 6918, Fax. +7 95 755 6919
Singapore: Singapore, Tel. +65 350 2000, Fax. +65 355 1758
South Africa: Johannesburg, Tel. +27 11 470 5911, Fax. +27 11 470 5494
Spain: Barcelona, Tel. +34 93 301 63 12, Fax. +34 93 301 42 43
Sweden: Stockholm, Tel. +46 8 5985 2000, Fax. +46 8 5985 2745
Switzerland: Zürich, Tel. +41 1 488 22 11, Fax. +41 1 481 7730
Taiwan: Taipei, Tel. +886 2 2134 2900, Fax. +886 2 2134 2929
Turkey: Istanbul, Tel. +90 212 279 2770, Fax. +90 212 282 6707
United Kingdom: Dorking, Tel. +44 1306 512 000, Fax. +44 1306 512 345
United States:
• San Jose, Tel. +1 408 570 5600, Fax. +1 408 570 5700
• Ann Arbor, Tel. +1 734 996 9400, Fax. +1 734 761 27760
Yugoslavia (Federal Republic of): Belgrade, Tel. +381 11 625 344 / +381 11 3341 299, Fax. +381 11 635 777

Internet:

- Advanced Ceramics & Modules: www.acm.components.philips.com
- Display Components: www.dc.comp.philips.com

For all other countries apply to:

Philips Components, Marketing Communications, Building BF-1,
P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands,
Fax. +31-40-2722722

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918

1917-1918


1917-1918


1917-1918

1917-1918

1917-1918

1917-1918





North American Sales Offices, Representatives and Distributors

PHILIPS SEMICONDUCTORS

811 East Arques Avenue
P.O. Box 3409
Sunnyvale, CA 94088-3409

ALABAMA

Huntsville

Philips Semiconductors
Phone: (256) 464-9101
(256) 464-0111

Elcom, Inc.
Phone: (256) 830-4001

ARIZONA

Scottsdale

Thom Luke Sales, Inc.
Phone: (602) 451-5400

Tempe

Philips Semiconductors
Phone: (602) 820-2225

CALIFORNIA

Calabasas

Philips Semiconductors
Phone: (818) 880-6304
Centaur Corporation
Phone: (818) 878-5800

Granite Bay

B.A.E. Sales, Inc.
Phone: (916) 652-6777

Irvine

Philips Semiconductors
Phone: (949) 453-0770
Centaur Corporation
Phone: (949) 261-2123

San Diego

Philips Semiconductors
Phone: (619) 560-0242
Centaur Corporation
Phone: (619) 278-4950

San Jose

B.A.E. Sales, Inc.
Phone: (408) 452-8133

Sunnyvale

Philips Semiconductors
Phone: (408) 991-3737

COLORADO

Englewood

Philips Semiconductors
Phone: (303) 792-9011
Thom Luke Sales, Inc.
Phone: (303) 649-9717

CONNECTICUT

Wallingford

JEBCO, Inc.
Phone: (203) 265-1318

FLORIDA

(Norcross, Georgia)

Elcom, Inc.
Phone: (770) 447-8200

GEORGIA

Norcross

Elcom, Inc.
Phone: (770) 447-8200

IDAHO

(Englewood, Colorado)

Thom Luke Sales, Inc.
Phone: (303) 649-9717

ILLINOIS

Itasca

Philips Semiconductors
Phone: (630) 250-0050

INDIANA

Kokomo

Philips Semiconductors
Phone: (765) 459-5355

Leo

Mohrfield Marketing, Inc.
Phone: (219) 627-5355

KANSAS

(Bloomington, Minnesota)

High Technology Sales, Inc.
Phone: (612) 844-9933

KENTUCKY

(Indianapolis, Indiana)

Mohrfield Marketing, Inc.
Phone: (317) 546-6969

MARYLAND

(Rockville Centre, New York)

S-J Associates, Inc.
Phone: (516) 536-4242

MASSACHUSETTS

Westford

Philips Semiconductors
Phone: (978) 692-6211

MICHIGAN

Farmington Hills

Philips Semiconductors
Phone: (248) 848-7600

Novi

Mohrfield Marketing, Inc.
Phone: (248) 380-8100

MINNESOTA

Bloomington

High Technology Sales, Inc.
Phone: (612) 844-9933

MISSOURI

(Bloomington, Minnesota)

High Technology Sales, Inc.
Phone: (612) 844-9933

NEBRASKA

(Bloomington, Minnesota)

High Technology Sales, Inc.
Phone: (612) 844-9933

NEW JERSEY

Toms River

Philips Semiconductors
Phone: (732) 505-1200
(732) 240-1479

NEW MEXICO

(Scottsdale, Arizona)

Thom Luke Sales, Inc.
Phone: (602) 451-5400

NEW YORK

Liverpool

JEBCO, Inc.
Phone: (315) 451-0800

Rockville Centre

S-J Associates, Inc.
Phone: (516) 536-4242

NORTH CAROLINA

Cary

Philips Semiconductors
Phone: (919) 462-1332
(919) 462-6361

Raleigh

Elcom, Inc.
Phone: (919) 743-5200

OHIO

Columbus

Mohrfield Marketing, Inc.
Phone: (614) 481-5451

Dayton

Mohrfield Marketing, Inc.
Phone: (937) 298-7322

Solon

Mohrfield Marketing, Inc.
Phone: (440) 349-2700

OKLAHOMA

(Richardson, Texas)

OM Associates, Inc.
Phone: (972) 690-6746

OREGON

Beaverton

Cascade-Tech
Phone: (503) 645-9660

PENNSYLVANIA

Ambrieger

Mohrfield Marketing, Inc.
Phone: (724) 251-0576

(Mt. Laurel, New Jersey)

S-J Associates, Inc.
Phone: (609) 866-1234

TENNESSEE

Dandridge

Philips Semiconductors
Phone: (423) 397-5557

TEXAS

Austin

OM Associates, Inc.
Phone: (512) 794-9971

El Paso

OM Associates, Inc.
Phone: (915) 591-9123

Houston

Philips Semiconductors
Phone: (281) 999-1316

OM Associates, Inc.
Phone: (281) 376-6400

Richardson

Philips Semiconductors
Phone: (972) 644-1610

OM Associates, Inc.
Phone: (972) 690-6746

VIRGINIA

Falls Church

S-J Associates, Inc.
Phone: (703) 533-2233

WASHINGTON

Kirkland

Cascade-Tech
Phone: (425) 822-7299

WISCONSIN

Browndeer

High Technology Sales, Inc.
Phone: (414) 354-9029

CANADA

PHILIPS SEMICONDUCTORS CANADA, LTD.

Calgary, Alberta

Tech-Trek, Ltd.
Phone: (403) 291-6866

Kanata, Ontario

Tech-Trek, Ltd.
Phone: (613) 599-8787

Mississauga, Ontario

Tech-Trek, Ltd.
Phone: (905) 238-0366

Richmond, B.C.

Tech-Trek, Ltd.
Phone: (604) 276-8735

Ville St. Laurent, Quebec

Tech-Trek, Ltd.
Phone: (514) 337-7540

MEXICO

Guadalajara

OM Associates de Mexico,
SA de CV
Phone: +52-3-647-7881

El Paso, TX

OM Associates, Inc.
Phone: +1 (915) 591-9123

PUERTO RICO

(Norcross, Georgia)

Elcom, Inc.
Phone: (770) 447-8200

DISTRIBUTORS

Contact one of our local distributors:

Allied Electronics
Arrow Electronics, Inc.
Avnet EMG
Future Electronics
Marshall Industries

03/01/99

Philips Semiconductors – a worldwide company

Argentina: see South America

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,
Tel. +61 2 9805 4455, Fax. +61 2 9805 4466

Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101 1248,
Fax. +43 1 60 101 1210

Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,
220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773

Belgium: see The Netherlands

Brazil: see South America

Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,
51 James Bourchier Blvd., 1407 SOFIA,
Tel. +359 2 68 9211, Fax. +359 2 68 9102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,
Tel. +1 800 234 7381, Fax. +1 800 943 0087

China/Hong Kong: 501 Hong Kong Industrial Technology Centre,
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America

Czech Republic: see Austria

Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V,
Tel. +45 33 29 3333, Fax. +45 33 29 3905

Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. +358 9 615 800, Fax. +358 9 6158 0920

France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex,
Tel. +33 1 4099 6161, Fax. +33 1 4099 6427

Germany: Hammerbrookstraße 69, D-20097 HAMBURG,
Tel. +49 40 2353 60, Fax. +49 40 2353 6300

Hungary: see Austria

India: Philips INDIA Ltd, Band Box Building, 2nd floor,
254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,
Tel. +91 22 493 8541, Fax. +91 22 493 0966

Indonesia: PT Philips Development Corporation, Semiconductors Division,
Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510,
Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080

Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,
TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO,
Tel. +39 02 67 52 2531, Fax. +39 02 67 52 2557

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507,
Tel. +81 3 3740 5130, Fax. +81 3 3740 5077

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,
Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,
Tel. +60 3 750 5214, Fax. +60 3 757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. +9-5 800 234 7381, Fax. +9-5 800 943 0087

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,
Tel. +31 40 27 82785, Fax. +31 40 27 88399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,
Tel. +64 9 849 4160, Fax. +64 9 849 7811

Norway: Box 1, Manglerud 0612, OSLO,
Tel. +47 22 74 8000, Fax. +47 22 74 8341

Pakistan: see Singapore

Philippines: Philips Semiconductors Philippines Inc.,
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA,
Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA,
Tel. +48 22 612 2831, Fax. +48 22 612 2327

Portugal: see Spain

Romania: see Italy

Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,
Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,
Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria

Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,
2092 JOHANNESBURG, P.O. Box 58088 Newville 2114,
Tel. +27 11 471 5401, Fax. +27 11 471 5398

South America: Al. Vicente Pinzon, 173, 6th floor, 04547-130 SÃO PAULO, SP,
Brazil, Tel. +55 11 821 2333, Fax. +55 11 821 2382

Spain: Balmes 22, 08007 BARCELONA,
Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. +46 8 5985 2000, Fax. +46 8 5985 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. +41 1 488 2741 Fax. +41 1 488 3263

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI,
Taiwan Tel. +886 2 2134 2886, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,
Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye,
ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,
252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. +1 800 234 7381, Fax. +1 800 943 0087

Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 11 62 5344, Fax. +381 11 63 5777

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications,
Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Internet: <http://www.semiconductors.philips.com>

© Philips Electronics N.V. 1999

SCH64

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in USA

125003/16M/04/pp536

Date of release: May 1999

Document order number: 9397 750 06017

Philips Semiconductors



PHILIPS

Let's make things better.